

Operation and Service Manual

Mainframe

SIM900



Stanford Research Systems

Revision 2.0 • August 23, 2006

Certification

Stanford Research Systems certifies that this product met its published specifications at the time of shipment.

Warranty

This Stanford Research Systems product is warranted against defects in materials and workmanship for a period of one (1) year from the date of shipment.

Service

For warranty service or repair, this product must be returned to a Stanford Research Systems authorized service facility. Contact Stanford Research Systems or an authorized representative before returning this product for repair.

Information in this document is subject to change without notice.

Copyright © Stanford Research Systems, Inc., 2003 – 2006. All rights reserved.

Stanford Research Systems, Inc.
1290–D Reamwood Avenue
Sunnyvale, CA 94089 USA
Phone: (408) 744-9040 • Fax: (408) 744-9049
www.thinkSRS.com • e-mail: info@thinkSRS.com

Printed in U.S.A.



SIM900 Mainframe

Contents

General Information	iii
Safety and Preparation for Use	iii
Symbols	iv
Notation	iv
Specifications	vi
1 Operation	1 – 1
1.1 Introduction to the Instrument	1–2
1.2 Getting Started	1–3
1.3 Timebase	1–4
1.4 Configuration Switches	1–4
1.5 Activity Monitors	1–6
1.6 SIM Interface Connector	1–6
2 Remote Programming	2 – 1
2.1 Index of Commands	2–2
2.2 Alphabetic List of Commands	2–5
2.3 Introduction	2–9
2.4 Port Communications	2–10
2.5 Commands	2–12
2.6 Register Model	2–39
3 Communications Examples	3 – 1
3.1 Introduction to Communications	3–2
3.2 Streaming Example	3–4
3.3 Message-Based Example	3–8
3.4 Combination Example	3–16
4 Circuitry	4 – 1
4.1 Circuit Descriptions	4–2
4.2 Parts Lists	4–6
4.3 Schematic Diagrams	4–8

General Information

Safety and Preparation for Use

WARNING! Dangerous voltages, capable of causing injury or death, are present in this instrument. Use extreme caution whenever the instrument covers are removed. Do not remove the covers while the unit is plugged into a live outlet.

Line Voltage

The universal input power supply of the SIM900 accommodates any voltage in the range 90 VAC to 260 VAC, with a frequency in the range 47 Hz to 63 Hz.

Line Fuse

The line fuse is internal to the SIM900 and may not be serviced by the user. If the *Standby* LED does not turn on when line power is provided, contact Stanford Research Systems.

Line Cord

The SIM900 has a detachable, three-wire power cord for connection to the power source and to a protective ground. The exposed metal parts of the instrument are connected to the outlet ground to protect against electrical shock. Always use an outlet which has a properly connected protective ground.

Service

Do not attempt to service or adjust this instrument unless another person, capable of providing first aid or resuscitation, is present.

Do not install substitute parts or perform any unauthorized modifications to this instrument. Contact the factory for instructions on how to return the instrument for authorized service and adjustment.

The SIM900 Mainframe is not intended for hot-swapping applications. Be certain to switch power to Standby before inserting or ejecting modules in the mainframe. Do not connect a module to the remote port while power is on.

Symbols you may Find on SRS Products

Symbol	Description
	Alternating current
	Caution - risk of electric shock
	Frame or chassis terminal
	Caution - refer to accompanying documents
	Earth (ground) terminal
	Battery
	Fuse
	On (supply)
	Off (supply)

Notation

The following notation will be used throughout this manual:

- Front-panel indicators are set as *Overload*.
- Remote command names are set as *IDN?.
- Literal text other than command names is set as OFF.

Remote command examples will all be set in monospaced font. In these examples, data sent by the host computer to the SIM900 are set as *straight teletype font*, while responses received by the host computer from the SIM900 are set as *slanted teletype font*. Command terminators explicitly sent by the host computer are set with the symbol “↵”.

Specifications

Performance Characteristics

Power Supplies	Voltages	±15 VDC, ±5 VDC, +24 VDC
	Regulation	±0.5 % (±15 V, ±5 V)
		±2 % (+24 V)
	Current limits	5 A max (+5 V)
3 A max (all others)		
Power limit	70 W total, all voltages	
Timebase	Internal timebase	10 MHz VCXO, ±10 ppm
	External connector	Rear panel BNC
	External input	10 MHz, 1 V to 5 V pp
	Capture range	±50 ppm (±500 Hz)
Interfaces	SIM ports	8 internal + 1 Remote DB-15 (female)
	Aux. RS-232	2; DB-9 (male) DTE
	Host interface	RS-232; DB-9 (female) DCE
		GPIB (optional)
Eavesdrop	RS-232; DB-9 (female) DCE	
Indicator Lights	Interface	RS-232, GPIB
	Timebase	Internal, External Lock, External Fault
	Activity	8 slots, Remote SIM, Aux A, Aux B, Mainframe, Data Send, Data Receive, Data Error
	Startup Script	Enabled
Power	On, Standby, Overload, Trip	
Operating	Temperature	0 °C to 40 °C, non-condensing
	Power	90 VAC to 260 VAC, 47 Hz to 63 Hz 150 W max

General Characteristics

Weight	12.6 lbs
Dimensions	17.0'' W × 5.3'' H × 9.0'' D
Rack mount	O900RM (optional)

1 Operation

This chapter describes the operation of the SIM900 Mainframe.

In This Chapter

1.1	Introduction to the Instrument	1-2
1.1.1	Front Panel	1-2
1.1.2	Rear Panel	1-3
1.2	Getting Started	1-3
1.3	Timebase	1-4
1.4	Configuration Switches	1-4
1.4.1	Baud Rate/GPIB Address	1-4
1.4.2	Host Select	1-5
1.4.3	Clock Distribution Enable	1-5
1.4.4	Startup Script Enable	1-6
1.5	Activity Monitors	1-6
1.6	SIM Interface Connector	1-6

1.1 Introduction to the Instrument

The SIM900 Mainframe is the platform on which a SIM system is assembled. The mainframe provides power, computer interfaces, clock synchronization, and individual module status.

1.1.1 Front Panel

The SIM900 front panel consists of a power switch and a collection of indicator lamps (see Figures 1.1).



Figure 1.1: The SIM900.



Figure 1.2: The SIM900 rear panel (shown with a full complement of SIM modules).

1.1.2 Rear Panel

The SIM900 rear panel is shown in Figure 1.2. In addition to the host interface connector(s) and power entry module, the rear panel contains an external timebase reference input, auxiliary RS-232 interfaces, and a window for access to SIM module rear panels.

1.2 Getting Started

The SIM architecture does not support hot insertion or extraction of modules. Before installing or removing any SIM modules, the mainframe power must be switched to "Standby."

To install a module, align the back of the module with the black guide-ramps in the mainframe slot. Ease the module in until the connector begins to mate. Be careful to not apply pressure directly on any module display; it is better to push along the upper part of the edge of the module side covers until a positive "click" is heard. At this time, the module will be fully mated and locked in place.

To remove a module, press firmly on the ejection button below the module slot. When ejecting a double-wide module, the left-hand button must be pressed to eject.

When the arrangement of desired SIM modules is installed, turn on the mainframe power switch to begin operation.

1.3 Timebase

The SIM900 Mainframe provides a common 10 MHz clock reference to the SIM modules. By synchronizing clocks, low-frequency mixing products (beat tones) of independently running module clocks is avoided. A common timebase also allows precision time and frequency modules to be synchronized. This feature can be enabled or disabled using the rear-panel configuration switches (see section 1.4.3) or with the CLKD remote command.

In a laboratory employing multiple SIM900's or where a high-precision clock reference is desired, this feature can be extended by synchronizing the mainframe(s) to an external 10 MHz reference. An auto-detect circuit senses the presence of an AC signal at the TIMEBASE IN connector on the rear panel, and attempts to phase-lock the internal oscillator to the applied signal. The TIMEBASE block of the SIM900 front panel (see Figure 1.3) indicates the clock status as one of three states:

- Internal 10 MHz : No signal is detected at the timebase input, and the SIM900 internal oscillator is being used.
- External Lock : The SIM900 detected an external clock reference and successfully phase-locked to it.
- External Fault : An external clock signal was detected, but the SIM900 failed to phase-lock to it.

The phase-locked loop has a capture range of ± 10 ppm (± 100 Hz), and should lock reliably with input signals of 1 V to 5 V peak-to-peak amplitude.

1.4 Configuration Switches

The rear panel DIP switches (see Figure 1.3) provide basic configuration of the SIM900 Mainframe host interface. The switches selecting the remote interface are read only at power-up time, but may be changed at any time.

1.4.1 Baud Rate/GPIB Address

The rightmost five (5) switches program either the default baud rate for the "COMPUTER" RS-232 port, or the GPIB address.

The RS-232 default baud rate can be set to 1200, 9600, 19.2k, 57.6k, or 115.2k. Select *one* rate by setting that switch in the down position; if no switch is selected or more than one is down, the SIM900 defaults to 9600 baud and *Error* lights for several seconds after power-up. The host baud rate can be changed after power-up under remote program




Figure 1.3: The SIM900 front and rear panels.

control (see the BAUD command), but will revert to the rear-panel default after power cycling or a Device Clear (RS-232 (break)) signal.

For GPIB, the 5 switches set the binary-encoded bus address for the SIM900. To add 2^n to the address, set switch A_n in the lower position.

For example, to set the GPIB address to 19 (= 16 + 2 + 1) set switches A0, A1, and A4 down (on).

1.4.2 Host Select

The next switch to the left of the Rate/Address field (position # 3) selects the mainframe host interface: up selects RS-232, down selects the (optional) GPIB interface.

1.4.3 Clock Distribution Enable

The next switch to the left of the Host Select field (position #2) controls the mainframe timebase distribution. When this switch is in the on (down) position, the 10 MHz timebase is distributed to all 8 module slots and the rear-panel Remote SIM port on pins 5 & 12. When the switch is in the off (up) position, no clock signals are distributed, and pins 5 & 12 on all SIM ports both idle at 0 V. In either case, all SIM modules will continue to operate properly.

Note that unlike the other DIP switch settings, the Clock Distribution Enable switch is continuously monitored, and any changes take effect immediately (although they can be later overridden with the CLKD remote command).

1.4.4 Startup Script Enable

The SIM900 has a 4000 byte non-volatile memory to store a sequence of remote commands to execute upon power-up (the “Startup Script”). In order for a stored script to execute automatically after power-up, the left-most switch must be in the on (down) position.

When the script is enabled and executed, the front-panel indicator flashes and then remains lit.

See section 2.5.8 for the remote commands to configure the startup script.

1.5 Activity Monitors

The ACTIVITY section of the front panel monitors data transfer to and from the mainframe. When bytes are received from any port, the corresponding port indicator (*1–8, Remote SIM, Aux A (RS-232) or Aux B (RS-232)*) flashes together with *From SIM*. When the mainframe transmits data to the host interface, *Mainframe* and *From SIM* both flash as well.

When data is received at the mainframe host interface or transmitted to one of the ports, *To SIM* flashes, along with the corresponding port indicator.

If a communication error is encountered, *Error* will flash briefly.

1.6 SIM Interface Connector

The DB–15 SIM Interface connector carries all the power and communications lines between the mainframe and SIM modules. The module-side of the interface is DB–15 male (plug), while the mainframe side is DB–15 female (socket). The connector signals are specified in Table 1.1

Note that all SIM modules are specified to operate with or without the presence of the \pm REF_10MHZ signals, so these lines are optional in any cabling interface between the mainframe REMOTE SIM port and a module.

Pin	Signal	Direction Src ⇒ Dest	Description
1	SIGNAL_GND	MF ⇒ SIM	Ground reference for signal
2	-STATUS	SIM ⇒ MF	Status/service request (GND=asserted, +5V=idle)
3	RTS	MF ⇒ SIM	HW Handshake (+5 V=talk; GND=stop)
4	CTS	SIM ⇒ MF	HW Handshake (+5 V=talk; GND=stop)
5	-REF_10MHZ	MF ⇒ SIM	10 MHz reference
6	-5V	MF ⇒ SIM	Power supply (fast analog circuitry)
7	-15V	MF ⇒ SIM	Power supply (analog circuitry)
8	PS_RTN	MF ⇒ SIM	Power supply return
9	CHASSIS_GND		Chassis ground
10	TXD	MF ⇒ SIM	Async data (start bit="0"=+5 V; "1"=GND)
11	RXD	SIM ⇒ MF	Async data (start bit="0"=+5 V; "1"=GND)
12	+REF_10MHz	MF ⇒ SIM	10 MHz reference
13	+5V	MF ⇒ SIM	Power supply (digital & fast analog circuitry)
14	+15V	MF ⇒ SIM	Power supply (analog circuitry)
15	+24V	MF ⇒ SIM	Power supply (power circuitry)

Table 1.1: SIM Interface connector pin assignments, DB-15

2 Remote Programming

This chapter describes how to control the SIM900 Mainframe, and any connected SIMs or generic RS-232 devices, from a host computer.

In This Chapter

2.1	Index of Commands	2-2
2.2	Alphabetic List of Commands	2-5
2.3	Introduction	2-9
2.3.1	Device Clear	2-9
2.3.2	Queues and buffers	2-9
2.4	Port Communications	2-10
2.4.1	Message-based communication	2-10
2.4.2	Connection-based communication	2-10
2.4.3	Port map	2-11
2.5	Commands	2-12
2.5.1	Command syntax	2-12
2.5.2	Examples	2-14
2.5.3	Communication commands	2-15
2.5.4	Configuration commands	2-17
2.5.5	Eavesdropping commands	2-20
2.5.6	Serial commands	2-22
2.5.7	Status commands	2-24
2.5.8	Script commands	2-28
2.5.9	Housekeeping commands	2-29
2.5.10	Interface commands	2-33
2.6	Register Model	2-39
2.6.1	Control registers	2-39
2.6.2	Status registers	2-42

2.1 Index of Commands

symbol	definition
<i>p</i>	Port number
<i>i,j</i>	Integers
<i>z</i>	Literal token
<i>b</i>	Multi-byte (string) block
(?)	Required for queries; illegal for set commands
<i>var</i>	Parameter always required
{ <i>var</i> }	Required parameter for set commands; illegal for queries
[<i>var</i>]	Optional parameter for both set and query forms

Communications

CONN <i>p,b</i>	2 - 15	Connect to Port
SEND <i>p,b [,i]</i>	2 - 15	Send Message to Port
SNDT <i>p,b [,i]</i>	2 - 15	Send Terminated Message to Port
ECHO? <i>b</i>	2 - 16	Echo Message back to Host
BRDC <i>b [,i]</i>	2 - 16	Broadcast Message to Ports
BRDT <i>b [,i]</i>	2 - 16	Broadcast Terminated Message to Ports
GETN? <i>p,i</i>	2 - 16	Get Bytes from Port
RAWN? <i>p,i</i>	2 - 17	Get Raw Bytes from Port

Configuration

NINP? <i>p</i>	2 - 17	Input Bytes Waiting
NOUT? <i>p</i>	2 - 17	Output Bytes Waiting
AINP? <i>p</i>	2 - 17	Input Spaces Available
AOUT? <i>p</i>	2 - 18	Output Spaces Available
DONE? [<i>p</i>]	2 - 18	Transmit Complete
BRER(?) [<i>p,</i>] { <i>i</i> }	2 - 18	Broadcast Enable
RDDR(?) [<i>p,</i>] { <i>i</i> }	2 - 18	Receive Data Disable
RPER(?) [<i>p,</i>] { <i>i</i> }	2 - 19	Receive Pass-Through Enable
MSGL(?) { <i>i</i> }	2 - 19	Maximum MSG Length
TMOT(?) <i>p</i> , { <i>i</i> }	2 - 19	Timeout
TERM(?) <i>p</i> , { <i>z</i> }	2 - 19	Message Termination
CEOI(?) { <i>z</i> }	2 - 20	Generate EOI on <LF>
EOIX(?) { <i>z</i> }	2 - 20	EOI conversion during CONNect

Eavesdropping

VERB(?) [<i>i</i> ,] { <i>j</i> }	2 - 21	Verbosity
EAVS <i>b</i>	2 - 22	Echo Message to Eavesdrop
EIDN	2 - 22	Identify to Eavesdrop

Serial Configuration

PRTC(?) { <i>z</i> }	2 - 22	Port C Function
PRTD(?) { <i>z</i> }	2 - 22	Port D Function
BAUD(?) <i>p</i> { <i>i</i> }	2 - 23	Baud Rate

FLOW(?) <i>p</i> { <i>z</i> }	2-23 Flow Control
PARI(?) <i>p</i> { <i>z</i> }	2-23 Parity
WORD(?) <i>p</i> { <i>i</i> }	2-24 Word Length
SBIT(?) <i>p</i> { <i>i</i> }	2-24 Stop Bits

Status

SSCR? [<i>p</i>]	2-24 SIM Status Condition
SSPT(?) [<i>p</i> ,] { <i>i</i> }	2-24 SIM Status Positive Transition
SSNT(?) [<i>p</i> ,] { <i>i</i> }	2-25 SIM Status Negative Transition
SSEV? [<i>p</i>]	2-25 SIM Status Event
SSEN(?) [<i>p</i> ,] { <i>i</i> }	2-25 SIM Status Enable
CESR? [<i>p</i>]	2-25 Comm Error Status
CESE(?) [<i>p</i> ,] { <i>i</i> }	2-25 Comm Error Status Enable
TOSR? [<i>p</i>]	2-26 Timeout Status
TOSE(?) [<i>p</i> ,] { <i>i</i> }	2-26 Timeout Status Enable
IOSR? [<i>p</i>]	2-26 Input Overflow Status
IOSE(?) [<i>p</i> ,] { <i>i</i> }	2-26 Input Overflow Status Enable
FCSR? [<i>p</i>]	2-26 Flow Control Status
FCSE(?) [<i>p</i> ,] { <i>i</i> }	2-26 Flow Control Status Enable
CTCR? [<i>p</i>]	2-27 CTS Status Condition
CTSR? [<i>p</i>]	2-27 CTS Status
CTSE(?) [<i>p</i> ,] { <i>i</i> }	2-27 CTS Status Enable
PDPR? [<i>p</i>]	2-27 Port Data Pending
PDPE(?) [<i>p</i> ,] { <i>i</i> }	2-27 Port Data Pending Enable

Script

APSS <i>b</i>	2-28 Append to Script
ATSS <i>b</i>	2-28 Append Terminated to Script
ERSS	2-28 Erase Script
LKSS(?) { <i>z</i> }	2-28 Lock Script
LISS?	2-29 List Script
NBSS?	2-29 Bytes Used in Script
AVSS?	2-29 Space Available in Script
ENSS?	2-29 Script Enable
RNSS	2-29 Run Script

Housekeeping

TBIN?	2-30 Timebase Input Detect
VTBI?	2-30 Timebase Input Analog
PLLC(?) { <i>z</i> }	2-30 Timebase Control
CLKD(?) { <i>z</i> }	2-31 Clock Distribution
LOCK?	2-31 Timebase Status
VLOC?	2-31 Timebase Status Analog
VVCO?	2-31 Timebase VCO
VMON?	2-32 Primary Voltage

IMON?	2 – 32 Primary Current
PMON?	2 – 32 Primary Power
UNDV?	2 – 32 Undervoltage
TICK?	2 – 32 Elapsed Time
DIPS? [i]	2 – 32 DIP Switch

Interface

*RST	2 – 33 Reset
FLOQ	2 – 33 Flush Output Queue
SRST [p]	2 – 34 SIM Reset
FLSI [p]	2 – 34 Flush Port Input Buffers
FLSO [p]	2 – 34 Flush Port Output Queues
FLSH [p]	2 – 34 Flush Port Buffers
*IDN?	2 – 34 Identify
*TST?	2 – 34 Self Test
*CLS	2 – 35 Clear Status
*STB? [i]	2 – 35 Status Byte
*SRE(?) [i,] {j}	2 – 35 Service Request Enable
*ESR? [i]	2 – 35 Standard Event Status
*ESE(?) [i,] {j}	2 – 35 Standard Event Status Enable
*PSC(?) {i}	2 – 35 Power-on Status Clear
*OPC(?)	2 – 36 Operation Complete
*WAI	2 – 36 Wait to Continue
CONS(?) {z}	2 – 36 Console Mode
WAIT i	2 – 36 Wait
REQT(?) {z}	2 – 36 Announce REQT
REQF(?) {z}	2 – 37 Announce REQF
LEXE?	2 – 37 Execution Error
LCME?	2 – 38 Command Error
TOKN(?) {z}	2 – 38 Token Mode

2.2 Alphabetic List of Commands

★

*CLS	2-35	Clear Status
*ESE(?) [i,] {j}	2-35	Standard Event Status Enable
*ESR? [i]	2-35	Standard Event Status
*IDN?	2-34	Identify
*OPC(?)	2-36	Operation Complete
*PSC(?) {i}	2-35	Power-on Status Clear
*RST	2-33	Reset
*SRE(?) [i,] {j}	2-35	Service Request Enable
*STB? [i]	2-35	Status Byte
*TST?	2-34	Self Test
*WAI	2-36	Wait to Continue

A

AINP? p	2-17	Input Spaces Available
AOUT? p	2-18	Output Spaces Available
APSS b	2-28	Append to Script
ATSS b	2-28	Append Terminated to Script
AVSS?	2-29	Space Available in Script

B

BAUD(?) p {,i}	2-23	Baud Rate
BRDC b [,i]	2-16	Broadcast Message to Ports
BRDT b [,i]	2-16	Broadcast Terminated Message to Ports
BRER(?) [p,] {i}	2-18	Broadcast Enable

C

CEOI(?) {z}	2-20	Generate EOI on <LF>
CESE(?) [p,]{i}	2-25	Comm Error Status Enable
CESR? [p]	2-25	Comm Error Status
CLKD(?) {z}	2-31	Clock Distribution
CONN p,b	2-15	Connect to Port
CONS(?) {z}	2-36	Console Mode
CTCR? [p]	2-27	CTS Status Condition
CTSE(?) [p,] {i}	2-27	CTS Status Enable
CTSR? [p]	2-27	CTS Status

D

DIPS? [i]	2-32	DIP Switch
DONE? [p]	2-18	Transmit Complete

E

EAVS <i>b</i>	2 – 22	Echo Message to Eavesdrop
ECHO? <i>b</i>	2 – 16	Echo Message back to Host
EIDN	2 – 22	Identify to Eavesdrop
ENSS?	2 – 29	Script Enable
EOIX(?) { <i>z</i> }	2 – 20	EOI conversion during CONNect
ERSS	2 – 28	Erase Script

F

FCSE(?) [<i>p</i> ,] { <i>i</i> }	2 – 26	Flow Control Status Enable
FCSR? [<i>p</i>]	2 – 26	Flow Control Status
FLOQ	2 – 33	Flush Output Queue
FLOW(?) <i>p</i> {, <i>z</i> }	2 – 23	Flow Control
FLSH [<i>p</i>]	2 – 34	Flush Port Buffers
FLSI [<i>p</i>]	2 – 34	Flush Port Input Buffers
FLSO [<i>p</i>]	2 – 34	Flush Port Output Queues

G

GETN? <i>p</i> , <i>i</i>	2 – 16	Get Bytes from Port
---------------------------	--------	---------------------

I

IMON?	2 – 32	Primary Current
IOSE(?) [<i>p</i> ,] { <i>i</i> }	2 – 26	Input Overflow Status Enable
IOSR? [<i>p</i>]	2 – 26	Input Overflow Status

L

LCME?	2 – 38	Command Error
LEXE?	2 – 37	Execution Error
LISS?	2 – 29	List Script
LKSS(?) { <i>z</i> }	2 – 28	Lock Script
LOCK?	2 – 31	Timebase Status

M

MSGGL(?) { <i>i</i> }	2 – 19	Maximum MSG Length
-----------------------	--------	--------------------

N

NBSS?	2 – 29	Bytes Used in Script
NINP? <i>p</i>	2 – 17	Input Bytes Waiting
NOUT? <i>p</i>	2 – 17	Output Bytes Waiting

P

PARI(?) <i>p</i> {, <i>z</i> }	2 – 23	Parity
PDPE(?) [<i>p</i> ,] { <i>i</i> }	2 – 27	Port Data Pending Enable

PDPR? [p]	2-27 Port Data Pending
PLLC(?) {z}	2-30 Timebase Control
PMON?	2-32 Primary Power
PRTC(?) {z}	2-22 Port C Function
PRTD(?) {z}	2-22 Port D Function

R

RAWN? p,i	2-17 Get Raw Bytes from Port
RDDR(?) [p,] {i}	2-18 Receive Data Disable
REQF(?) {z}	2-37 Announce REQF
REQT(?) {z}	2-36 Announce REQT
RNSS	2-29 Run Script
RPER(?) [p,] {i}	2-19 Receive Pass-Through Enable

S

SBIT(?) p {,i}	2-24 Stop Bits
SEND p,b [,i]	2-15 Send Message to Port
SNDT p,b [,i]	2-15 Send Terminated Message to Port
SRST [p]	2-34 SIM Reset
SSCR? [p]	2-24 SIM Status Condition
SSEN(?) [p,] {i}	2-25 SIM Status Enable
SSEV? [p]	2-25 SIM Status Event
SSNT(?) [p,] {i}	2-25 SIM Status Negative Transition
SSPT(?) [p,] {i}	2-24 SIM Status Positive Transition

T

TBIN?	2-30 Timebase Input Detect
TERM(?) p,{z}	2-19 Message Termination
TICK?	2-32 Elapsed Time
TMOT(?) p,{i}	2-19 Timeout
TOKN(?) {z}	2-38 Token Mode
TOSE(?) [p,] {i}	2-26 Timeout Status Enable
TOSR? [p]	2-26 Timeout Status

U

UNDV?	2-32 Undervoltage
-------	-------------------

V

VERB(?) [i,] {j}	2-21 Verbosity
VLOC?	2-31 Timebase Status Analog
VMON?	2-32 Primary Voltage
VTBI?	2-30 Timebase Input Analog
VVCO?	2-31 Timebase VCO

W

WAIT *i* 2-36 Wait
WORD(?) *p* {*i*} 2-24 Word Length

2.3 Introduction

The SIM900 Mainframe provides fully buffered multiplexed communications between the host computer and up to 9 SIM modules plus 2 (optionally as many as 4) external RS-232 devices. These SIM/RS-232 connections are generically called Ports here, and each port has a dedicated UART (universal asynchronous receiver & transmitter) with hardware input and output FIFO buffers. The host computer (typically a PC) communicates with the mainframe through the host interface, which can be either RS-232 or (optionally) GPIB. The active interface is selected with rear-panel DIP switches at power-on.

No protocol requirements are placed on the communications across the ports—any sequence of bytes can be transmitted to or received from any port. Simultaneous ongoing communications with multiple ports can be maintained using a packet-message style of command (see SEND, BRDC, GETN?, RPER commands below). Simple host-to-port communications are provided with the CONN command.

2.3.1 Device Clear

If the host interface is GPIB, the IEEE–488 DCL (Device Clear) or SDC (Selected Device Clear) interface messages will cause the mainframe to flush the host input buffer and output queue, and reset the parser to the idle state.

RS-232 <break> If the host interface is RS-232, the same action is initiated by the RS-232 <break> signal (space level (0) for at least one full character frame). This single “out-of-band” signal allows the host to reset the mainframe interface to a known state, independent of the current operating mode.

In particular, a Device Clear event (either from DCL, SDC, or RS-232 <break>) will cause the mainframe to abandon an active connect session (see CONN command).

2.3.2 Queues and buffers

Each port is separately buffered with a port input buffer and port output queue, while the host interface is buffered with the host input buffer and host output queue. All queues and buffers are 512 bytes deep.

Data is initially received from the host interface into the host input buffer. If the mainframe is not currently in connect mode, then bytes from the host input buffer are read by the parser until a valid command is found. Command Errors detected by the parser are reported

through the CME flag in the ESR register. Mainframe-directed commands and queries are then handled directly, and responses (if any) transferred to the host output queue for the host computer to read.

2.4 Port Communications

2.4.1 Message-based communication

Port-directed messages SEND,SNDDT and BRDC,BRDT are parsed for syntax, and then given to the Message Handler for delivery. The message payload is stripped out of the command, and copied to the appropriate port output queue(s) for delivery. If the port output queue is full (because the SIM or external RS-232 device has asserted flow control, or simply because of data rate mismatch), the mainframe will wait up to TMOT milliseconds until there is sufficient room in the port output queue for the data. In the meantime, commands and queries from the host will simply accumulate in the input buffer until that fills as well. At that point, flow control on the host interface should hold off any further transmissions from the host until the buffers clear up.

Data received from the ports is initially stored in the corresponding port input buffer. If the corresponding bit in the Receive Pass-through Enable Register (RPER) is set and there is sufficient room in the host output queue, then the data is wrapped into a MSG unit and transferred to the output queue for delivery to the host. If the output queue was too full, the message will be sent as soon as sufficient space becomes available. If the corresponding bit in RPER is clear, then the corresponding bit in the Port Data Pending Register (PDPR) is set.

2.4.2 Connection-based communication

If the mainframe is connected to a port via the CONN command, the situation is somewhat different. Bytes received from the host accumulate in the input buffer, where they are scanned for matching the escape string provided with CONN. Non-matching bytes are directly transferred to the port output queue. A partial match is held off until an unambiguous complete match or non-match is present. On a successful complete match, the connect mode is terminated and the mainframe is ready for new commands.

Concurrently, bytes received in the port input buffer are transferred directly to the host output queue. Data received at the unconnected ports will be held in their port input buffers (causing the corresponding bit(s) in the PDPR to be set).

2.4.3 Port map

The SIM900 Mainframe ports are defined in the following table:

Port	Type	Description
1	SIM	Slot 1 SIM port
2	SIM	Slot 2 SIM port
3	SIM	Slot 3 SIM port
4	SIM	Slot 4 SIM port
5	SIM	Slot 5 SIM port
6	SIM	Slot 6 SIM port
7	SIM	Slot 7 SIM port
8	SIM	Slot 8 SIM port
9	SIM	Remote SIM port (DB-15-F back panel connector)
A	RS-232	Aux-1 DTE (DB-9/M back panel connector)
B	RS-232	Aux-2 DTE (DB-9/M back panel connector)
C	RS-232	Eavesdrop DCE (DB-9/F back panel connector)
D	RS-232	COMM DCE (DB-9/F back panel connector)

Ports 1 through B are always available as user ports, with A & B as generic RS-232 ports. After power-on, ports 1–B default to 9600 baud, 8-bits, no parity, and 1 stop bit.

Port C (Eavesdrop) is normally dedicated to monitoring communications between the mainframe and host, but can be remapped as an additional general purpose port with the **PRTC** command. At power-on, this port defaults to 9600/8/N/1. Baud rate, parity, word size, and stop bits can be reconfigured by command after power-on, regardless of whether Port C is used for eavesdrop or general communications.

Port D (COMM) is normally dedicated as the RS-232 interface to the host computer. At power-on, this port defaults to the baud rate selected by the rear-panel DIP switches, or 9600 if the DIP settings are invalid (8/N/1). If RS-232 is NOT the active host interface, then Port D is normally inactive, but can be remapped as an additional general purpose port with the **PRTD** command. Baud rate, parity, word size, and stop bits can be reconfigured by command after power-on, regardless of whether Port D is used for the host interface or general communications.

When Port C or D are not reconfigured for general port communications, the corresponding PC and/or PD bits in the RPER, BER, and PDPR registers are undefined; they can be written or read, but will have no effect.

2.5 Commands

All commands for the SIM900 Mainframe originate at the host computer¹, and are sent to the mainframe via the host interface. The commands are organized according to functional groups, beginning with commands that directly control communications with the SIM modules. Other groups of commands configure the mainframe communications hardware, status reporting mechanism, startup script, internal housekeeping, and host interface.

2.5.1 Command syntax

All command names are 4-characters long and are case-insensitive. IEEE-488.2 defined commands begin with the "*" character followed by 3 letters, while SIM900-specific commands are composed of 4 letters.

The four letter mnemonic (shown in CAPS) in each command sequence specifies the command. The rest of the sequence consists of parameters.

Commands may take either *set* or *query* form, depending on whether the "?" character follows the mnemonic. *Set only* commands are listed without the "?", *query only* commands show the "?" after the mnemonic, and *optionally query* commands are marked with a "(?)".

Parameters shown in { } and [] are not always required. Parameters in { } are required to set a value, and are omitted for queries. Parameters in [] are optional in both set and query commands. Parameters listed without any surrounding characters are always required.

Do *not* send () or { } or [] as part of the command.

The command buffer is limited to 255 bytes, with multi-byte block parameter bytes separately stored in an independent 255 byte buffer—any command that exceeds this size will generate a command error and be discarded.

If the host interface is RS-232, commands are terminated by either <CR> (ASCII 13) or <LF> (ASCII 10) characters that are outside any protected binary block or string. If the host interface is GPIB, then commands are terminated by either <LF> or <EOI> or <LF-EOI>. Execution of the command does not begin until the command terminator is received.

Unlike most SIM modules, no multi-command messages (i.e., ";" separated commands) are allowed for the SIM900.

¹ or from the startup script

The following table summarizes the notation used in the command descriptions:

symbol	definition
p	Port number (1–9, a–d, A–D, but see below)
i, j	Integers
z	Literal token
b	Multi-byte (string) block
(?)	Required for queries; illegal for set commands
var	parameter always required
{ var }	required parameter for set commands; illegal for queries
[var]	optional parameter for both set and query forms

2.5.1.1 Ports

Port parameters can be given as either simple decimal integers, or a single-letter hexadecimal value (*without* any leading 0x).

Many of the commands to set/query a register accept an optional port parameter. In these cases, if the optional parameter p is given, then the command only sets/queries the single bit corresponding to the binary weight 2^p . Typically, this bit represents Port p , but in a few cases additional flag bits are packed into the register. For these additional flag bits, the optional p still restricts the command to the single bit, but it no longer corresponds to a port. Thus, it is possible in these cases for p to be E, despite the maximum port value of D.

2.5.1.2 Integers

Integer parameters follow “C-language” style. Simple decimal integers are indicated by beginning with a non-zero digit (1–9). Octal integers are represented with a leading zero digit (0). Hexadecimal integers are given by a leading 0x or 0X.

For example, 26, 032, 0x1A all refer to the integer value 26.

2.5.1.3 Tokens

Tokens are listed here as word–integer pairs, such as AUTO 2. For set commands, token parameters must either be the exact text word indicated (case-insensitive), or the corresponding decimal integer code. For example, to set the response termination sequence to <CR>+<LF>, the following two commands are equivalent:

TERM CRLF —or— TERM 3

For queries that return token values, the return format (keyword or integer) is specified with the TOKN command.

2.5.1.4 Blocks

Multi-byte block parameters can follow one of 3 formats (4 on GPIB).

Quote-delimited strings : An arbitrary byte sequence bounded by either " or ' characters. All characters (including control characters) are allowed. The quoting character itself (either " or ') can be included by escaping with an additional quote. For example,

```
"It is a ""good"" quote"
```

is identical to

```
'It is a "good" quote'.
```

Hex-formatted binary : #Hxx xx xx, where xx are hexadecimal bytes (00 through ff). Whitespace is ignored.

Definite-length arb. : #abbbrrrr, where a is a single non-zero digit equal to the digit count in bbb, bbb is a decimal integer count of the number of data bytes to follow, and rrrr are the raw data bytes.

Indefinite-length arb. : #0rrrr(LF-EOI), where rrrr is the raw data block, and (LF-EOI) is the newline character (ASCII 10) with the GPIB-EOI line simultaneously asserted. (only on GPIB)

2.5.2 Examples

Each command is provided with a simple example illustrating its usage. In these examples, all data sent by the host computer to the SIM900 are set as *straight teletype font*, while responses received the host computer from the SIM900 are set as *slanted teletype font*. Command terminators explicitly sent by the host computer are set with the symbol "↵".

The usage examples vary with respect to set/query, optional parameters, and block parameter formats. These examples are not exhaustive, but are intended to provide a convenient starting point for user programming.

2.5.3 Communication commands

These commands provide the actual communication, through the SIM900 mainframe, between the host computer and the SIM modules or external RS-232 devices. Stream-style communications is provided with the CONN command, while packet messaging is supported with the remainder of the commands in this section.

CONN *p,b*

Connect to Port

The CONN command establishes a stream-style connection to Port *p*, with escape string *b*.

Executing the CONN command automatically clears the RPER register.

Example: In the following, a SIM910 preamp is installed in slot 4 of the SIM900.

```
CONN 4, "xyz"
IDN?
Stanford_Research_Systems, SIM910, s/n510998, ver1.0
xyz*IDN?
Stanford_Research_Systems, SIM900, s/n938272, ver3.4
```

SEND *p,b [,i]*

Send Message to Port

The SEND command transfers the message *b* to Port *p*. If present, *i* contains a checksum for *b*.

The optional checksum is calculated as the unsigned integer sum of the ASCII value of each byte in *b* (excluding wrapping characters such as #H).

Example: SEND 4, "GAIN 10 ↵" Notice the ↵ (either <CR> or <LF>) before the closing quote mark; this is the command terminator for the destination SIM instrument located at slot 4. See SNDT (below) to have the SIM900 automatically append the command terminator to outgoing messages to ports.

SNDT *p,b [,i]*

Send Terminated Message to Port

The SNDT command transfers the message *b* followed by the <term> sequence to Port *p*. If present, *i* contains the checksum value for *b* (see SEND).

See the TERM command for more about the <term> sequence.

Example: SNDT 4, "GAIN 10"

ECHO? <i>b</i>	<p>Echo Message back to Host</p> <p>The ECHO command transfers the message <i>b</i>+⟨term⟩ back to the host output queue.</p> <p>Note this command does not control character echoing back to a console terminal; see the CONS (console) command.</p> <p><i>Example:</i> ECHO? "Hello ""world."" Hello "world."</p>
<hr/>	
BRDC <i>b</i> [<i>i</i>]	<p>Broadcast Message to Ports</p> <p>The BRDC command transfers the message <i>b</i> to multiple ports. If present, <i>i</i> is the checksum on <i>b</i>.</p> <p>BRDC acts just like SEND, except instead of indicating a specific port in the command, all ports enabled in the BRER register receive a copy of the message <i>b</i>.</p> <p><i>Example:</i> BRDC ""*RST ↵"</p>
<hr/>	
BRDT <i>b</i> [<i>i</i>]	<p>Broadcast Terminated Message to Ports</p> <p>The BRDT command transfers the message <i>b</i>+⟨term⟩ to multiple ports. If present, <i>i</i> is the checksum on <i>b</i>.</p> <p><i>Example:</i> BRDT #14*RST Note the use of a definite-length arbitrary block (see section 2.5.1.4).</p>
<hr/>	
GETN? <i>p</i> , <i>i</i>	<p>Get Bytes from Port</p> <p>The GETN command retrieves up to <i>i</i> bytes from Port <i>p</i> and transfers them to the host output queue.</p> <p>Data is formatted as a definite-length arbitrary block, #3aaabbbbb, where aaa = number of bytes actually retrieved from Port <i>p</i>. Response message may be up to 7 bytes longer than <i>i</i>, for the #3aaa header + ⟨term⟩.</p> <p><i>Example:</i> SNDT 7, "GAIN?" GETN? 7, 80 #300410 ↵ where the query response from Port 7 was "10", and the response terminator ↵ was the two character sequence ⟨CR⟩+⟨LF⟩.</p>

RAWN? p,i	<p>Get Raw Bytes from Port</p> <p>The RAWN command retrieves <i>exactly</i> i bytes from Port p and transfers them to the host output queue.</p> <p>No header or <term> characters are added. If fewer than i bytes are available, no bytes are transferred and the EXE flag is set within the ESR register.</p> <p><i>Example:</i> SNDT 7, "GAIN?" RAWN? 7,2 10</p>
-------------	---

2.5.4 Configuration commands

The first five Configuration commands query the current state of the port I/O buffers, while the remaining commands are used to set or query registers and other parameters controlling communications with the SIMs.

See the Register Model section for more about the mainframe registers.

NINP? p	<p>Input Bytes Waiting</p> <p>Query bytes waiting in Port p input buffer. Returns the integer number of bytes waiting to be read by the host.</p> <p><i>Example:</i> NINP? 4 30</p>
NOUT? p	<p>Output Bytes Waiting</p> <p>Query bytes waiting in Port p output queue. Returns the integer number of bytes waiting to be transmitted to the SIM or RS-232 device.</p> <p><i>Example:</i> NOUT? 4 0</p>
AINP? p	<p>Input Spaces Available</p> <p>Query spaces available in Port p input buffer. Returns the integer number of additional bytes that can be written by the host before overflowing the port input buffer.</p> <p><i>Example:</i> AINP? 4 482</p>

AOUT? p	<p>Output Spaces Available</p> <p>Query spaces available in Port p output queue. Returns the integer number of additional bytes that can be written by the SIM or RS-232 device before overflowing the port output queue.</p> <p><i>Example:</i> AINP? 4 512</p>
<hr/>	
DONE? [p]	<p>Transmit Complete</p> <p>DONE? returns 1 if there are no bytes remaining to be transferred, and 0 if any bytes remain in either port output buffers or in the UART output FIFO buffers.</p> <p>If p is given, only the buffers for Port p are checked; otherwise all port buffers are checked.</p> <p><i>Example:</i> DONE? 1</p>
<hr/>	
BRER(?) [$p,$] $\{i\}$	<p>Broadcast Enable</p> <p>Set (query) the Broadcast Enable Register [Port p bit] $\{to\} i$. The Broadcast Enable Register (BER) selects which ports will receive broadcast messages via the BRDC and BRDT commands. If p is given, only the bit corresponding to Port p is set (queried); otherwise the entire register is indicated.</p> <p><i>Example:</i> BRER 4,1 BRER 5,1 BRER 7,1 BRER? 176</p>
<hr/>	
RDDR(?) [$p,$] $\{i\}$	<p>Receive Data Disable</p> <p>Set (query) the Receive Data Disable Register [Port p bit] $\{to\} i$. Bits within the Receive Data Disable Register (RDDR) are used to inhibit the serial receiver circuitry for the corresponding ports. If p is given, only the bit corresponding to Port p is set (queried); otherwise the entire register is indicated.</p> <p><i>Example:</i> RDDR 6 disables Ports 1 & 2 (binary weights $2^1 + 2^2 = 6$).</p>

RPER(?) [p,] {i}	<p>Receive Pass-Through Enable</p> <p>Set (query) Receive Pass-Through Enable Register [Port <i>p</i> bit] {to <i>i</i>}. Bits within the Receive Pass-Through Enable Register (RPER) are used to enable spontaneous delivery of port data messages to the host output queue as MSG packets. If <i>p</i> is given, only the bit corresponding to Port <i>p</i> is set (queried); otherwise the entire register is indicated.</p> <p><i>Example:</i> RPER 510 enables Ports 1–8 for Pass-Through.</p>
<hr/>	
MSGL(?) {i}	<p>Maximum MSG Length</p> <p>Set (query) the maximum overall MSG length to <i>i</i> bytes. The data portion of MSG packets will have 10 or 11 fewer bytes than the maximum data block length <i>i</i>, corresponding to the characters MSG p,#2yy or MSG p,#3yyy that precede the data block. The command terminator (either <CR><LF> or <LF-EOI>) is not included in <i>i</i>.</p> <p>After reset, the default is MSGL 64. The maximum value is 128.</p> <p><i>Example:</i> MSGL 128</p>
<hr/>	
TMOT(?) p,{i}	<p>Timeout</p> <p>Set (query) the timeout value for Port <i>p</i> {to <i>i</i> milliseconds}. If TMOT is non-zero, the mainframe will wait up to <i>i</i> milliseconds while attempting to transfer output to a port output queue that is full (either due to flow control or simple transfer-rate mismatch). If the timeout expires before the mainframe is able to transfer the message, an error is recorded in the Timeout Status Register (TOSR).</p> <p>If TMOT <i>p,0</i>, the timeout feature is disabled for Port <i>p</i>, and the mainframe will wait indefinitely on a full output queue.</p> <p>After reset, the default is TMOT 1000 (1 s) for all ports.</p> <p><i>Example:</i> TMOT 4,500</p>
<hr/>	
TERM(?) p,{z}	<p>Message Termination</p> <p>Set (query) the <term> sequence for Port <i>p</i> {to <i>z</i>=CR 0, LF 1, CRLF 2, LFCR 3, NONE 4}.</p> <p>The <term> sequence is appended to port messages sent with the SNTD or BRDT commands, and is constructed of ASCII character(s) 13 (carriage return) and 10 (line feed). The token mnemonic gives the sequence of characters. When the host interface is RS-232, then TERM D (the host port) also determines the termination for all mainframe-generated query responses (for GPIB host interface, query responses always terminate in <LF-EOI>).</p>

At power-on, ports default to TERM *p*,LF. After *RST, ports are reset to TERM *p*,CR. When the host interface is RS-232, Port D defaults to TERM D,CRLF both at power-on and *RST.

Example: TERM 4,LF

CEOI(?) {z}

Generate EOI on <LF>

Set (query) the connect-mode EOI-on-<LF> {to z=(OFF 0, ON 1)}.

CEOI controls whether the <EOI> signal is generated on the GPIB host interface whenever a <LF> character is received from a port during connect mode. This command has no effect when the host interface is RS-232. Set z to ON to enable <EOI> generation.

After reset, the default is CEOI ON.[†]

Example: CEOI ON

EOIX(?) {z}

EOI conversion during CONNect

Set (query) the EOI-conversion-mode {to z=(OFF 0, ON 1)}.

In connect mode, EOIX controls whether the receipt of the <EOI> signal *from* the GPIB host interface causes a new <LF> character to be transmitted to the connected port. This command has no effect when the host interface is RS-232. Set z to ON to enable <LF> generation.

After reset, the default is EOIX ON.[†]

Example: EOIX OFF

2.5.5 Eavesdropping commands

By default, Port C is an eavesdropping monitor port. This port can be configured to provide real-time monitoring of communications and internal state changes in the SIM900 Mainframe, and is intended to help users build and debug their SIM applications.

 VERB(?) [i],{j}

Verbosity

Set (query) the eavesdropping verbosity control [bit i] {to j}.

The verbosity control is an 8-bit register providing on/off control of separate eavesdropping monitor functions. The bit definitions are:

Weight	Bit	Flag
1	0	MFERRORS
2	1	LONGERRS
4	2	IOMON
8	3	MFMON
16	4	STATMON
32	5	FROMHOST
64	6	TOHOST
128	7	RTMON

MFERRORS : Error conditions in the mainframe will be reported.

LONGERRS : The long-form (English text) of error messages will be used. This flag is only functional if MFERRORS is also set.

IOMON : I/O status messages (device-clear, buffer overrun, ...) will be reported.

MFMON : Internal state changes in the mainframe (such as timebase settings) will be reported. Also, if MFMON is set, any bytes *sent to Port C* will be interpreted as though sent by the mainframe, and processed as remote commands.

STATMON : Any (enabled) status register changes will be reported.

FROMHOST : All data received by the mainframe from the host interface is echoed to Port C.

TOHOST : All data sent by the mainframe to the host interface is echoed to Port C.

RTMON : A summary message of mainframe housekeeping data is reported once a second. The message is formatted as:
 <vtbi=#, vloc=#, vvoc=#; vmon=#, imon=#>
 where the value of each field corresponds with the query command of the same name (i.e., see VTBI?, VLOC?, ...).

After reset, the default is VERB 5 (MFERRORS and IOMON).

Example: VERB 127

EAVS *b* Echo Message to Eavesdrop
 Send message *b* to the eavesdrop port.
Example: EAVS "This text will appear on the Eavesdrop port"

EIDN Identify to Eavesdrop
 Send the identify message (see *IDN) to the eavesdrop port.
Example: EIDN

2.5.6 Serial commands

The Serial commands control the configuration of the serial port hardware in the SIM900 Mainframe, such as baud rate and parity. Optional re-mapping of Port C and Port D is also provided with the PRTC and PRTD commands.

PRTC(?) {z} Port C Function
 Set (query) Port C function {to z=(**EAVS 0**, PORT 1)}.

Ordinarily, Port C is dedicated to eavesdropping on communications with the host computer. Using PRTC, it is possible to override this function and make Port C available as a general purpose RS-232 port. With PRTC PORT, general communications with Port C are performed using CONN, SEND, BRDC, etc., just as with other ports.

Set z to EAVS (0) for the default eavesdropping function, or PORT (1) for the general purpose port.

After reset, the default is PRTC EAVS.

Example: PRTC?
 EAVS

PRTD(?) {z} Port D Function
 Set (query) Port D function {to z=(**COMM 0**, PORT 1)}.

Ordinarily, Port D is dedicated to communications with the host computer (when configured for host RS-232). If the host interface is GPIB, Port D is normally idle. Using the PRTD command with the GPIB interface, it is possible to make Port D available as a general purpose RS-232 port.

[†] This default setting changed with firmware revision 3 (February 2005).

Set *z* to **COMM 0** for the default host function, or **PORT 1** for the general purpose port. Note that **PRTD PORT** will generate an execution error if the host interface is RS-232.

After reset, the default is **PRTD COMM**.

Example: **PRTD PORT**

BAUD(?) *p* {,*i*}

Baud Rate

Set (query) Port *p* baud rate {to *i*}.

At power-on, all baud rates default to 9600. The minimum baud rate for all ports is 110 baud. For Ports 1–9 (SIM ports), rates can be set to standard values through 38 400; above that, most modules can be set to the following (non-standard) rates: 62 500, 78 125, 104 167, and 156 250. For Ports A–D (RS-232 ports), high-speed standard rates of 57 600, 115 200, 230 400, and 460 800 are all available.

Changing baud rate must be carefully orchestrated to ensure proper connectivity throughout the transaction.

Example: **SNDT 4, 'BAUD 62500'**
BAUD 4, 62500
SNDT 4, '*IDN?'
GETN? 4, 80
#3053Stanford_Research_Systems, SIM923A, s/n003982, ver1.25

FLOW(?) *p* {,*z*}

Flow Control

Set (query) Port *p* flow control {to *z*=(**NONE 0**, **RTS 1**, **XON 2**)}.

At power-on, all ports default to **FLOW RTS** flow control.

Example: **FLOW 4, 0**

PARI(?) *p* {,*z*}

Parity

Set (query) Port *p* parity {to *z* = (**NONE 0**, **ODD 1**, **EVEN 2**, **MARK 3**, **SPACE 4**)}.

At power-on, all ports default to **PARI NONE**.

Example: **PARI A, EVEN**

WORD(?) $p \{,i\}$ Word Length

Set(query) Port p word length {to i bits (5, 6, 7, or 8)}.

WORD sets the RS-232 word length to 5–8 bits. The set command is only valid for Ports A–D, and will generate an execution error if $p < A$.

At power-on, all ports default to WORD 8.

Example: WORD B, 7

SBIT(?) $p \{,i\}$ Stop Bits

Set(query) Port p stop bits {to i bits (1, or 2)}.

SBIT selects 1 or 2 stop bits for the RS-232 ports. The set command is only valid for Ports A–D, and will generate an execution error if $p < A$.

If WORD 5 (5-bit word length) is set, then SBIT 2 corresponds to 1.5 stop bits.

At power-on, all ports default to SBIT 1.

Example: SBIT B, 2

2.5.7 Status commands

The Status commands query and configure registers associated with status reporting of SIMs and the mainframe.

See section 2.6.2 for more about the mainframe status registers.

SSCR? [p] SIM Status Condition

Query SIM Status Condition Register [for Port p bit].

SSCR? returns the present value of the STATUS signal.

Example: SSCR?
16

SSPT(?) [p ,] $\{i\}$ SIM Status Positive Transition

Set (query) SIM Status Positive Transition Register [Port p] {to i }.

Example: SSPT 4, 1

SSNT(?) [p,] {i}	<p>SIM Status Negative Transition</p> <p>Set (query) SIM Status Negative Transition Register [Port p] {to i}.</p> <p>SSPT and SSNT together define the enabled events (positive and negative transitions, respectively) that generate SIM Status Events.</p> <p>At power-on, SSPT and SSNT are both cleared.</p> <p><i>Example:</i> SSPT? 16</p>
------------------	--

SSEV? [p]	<p>SIM Status Event</p> <p>Query SIM Status Event Register [for Port p bit].</p> <p>Upon executing an SSEV? query, the returned bit(s) of the SSEV register are cleared.</p> <p><i>Example:</i> SSEV? 16</p>
-----------	--

SSEN(?) [p,] {i}	<p>SIM Status Enable</p> <p>Set(query) SIM Status Enable Register [for Port p bit] {to i}.</p> <p><i>Example:</i> SSEV 4,1</p>
------------------	--

CESR? [p]	<p>Comm Error Status</p> <p>Query Comm Error Status Register [for Port p bit].</p> <p>Upon executing a CESR? query, the returned bit(s) of the CESR register are cleared, with the exception of the TOSB bit (see the Register Model section for details).</p> <p><i>Example:</i> CESR? 144 This corresponds to errors at Ports 4 & 7 ($2^4 + 2^7 = 144$).</p>
-----------	---

CESE(?) [p,]{i}	<p>Comm Error Status Enable</p> <p>Set (query) Comm Error Status Enable Register [for Port p bit] {to i}</p> <p><i>Example:</i> CESE 4,1</p>
-----------------	--

TOSR? [p]	<p>Timeout Status</p> <p>Query Timeout Status Register [for Port <i>p</i> bit].</p> <p>Upon executing a TOSR? query, the returned bit(s) of the TOSR register are cleared.</p> <p><i>Example:</i> TOSR? 0</p>
<hr/>	
TOSE(?) [p,] {i}	<p>Timeout Status Enable</p> <p>Set (query) Timeout Status Enable Register [for Port <i>p</i> bit] {to <i>i</i>}. <i>Example:</i> TOSE 4, 1</p>
<hr/>	
IOSR? [p]	<p>Input Overflow Status</p> <p>Query input Overflow Status Register [for Port <i>p</i> bit].</p> <p>Upon executing a IOSR? query, the returned bit(s) of the IOSR register are cleared.</p> <p><i>Example:</i> IOSR? 128</p>
<hr/>	
IOSE(?) [p,] {i}	<p>Input Overflow Status Enable</p> <p>Set (query) input Overflow Status Enable Register [for Port <i>p</i> bit] {to <i>i</i>}. <i>Example:</i> IOSE 7, 1</p>
<hr/>	
FCSR? [p]	<p>Flow Control Status</p> <p>Query Flow Control Status Register value [for Port <i>p</i> bit].</p> <p>Upon executing a FCSR? query, the returned bit(s) of the FCSR register are cleared, with the exception of the CTSB bit (see the Register Model section for details).</p> <p><i>Example:</i> FCSR? 0</p>
<hr/>	
FCSE(?) [p,] {i}	<p>Flow Control Status Enable</p> <p>Set (query) Flow Control Status Enable Register [Port <i>p</i> bit] {to <i>i</i>}. <i>Example:</i> FCSE 7, 1</p>

CTCR? [p]	<p>CTS Status Condition</p> <p>Query CTS Status Condition Register [for Port <i>p</i> bit].</p> <p>CTCR? returns the present value of the CTS signal [from Port <i>p</i>].</p> <p>Note that for Ports 1–9 (the SIM ports), a passive pull-down resistor in the SIM900 causes CTCR? to always return 0 for unconnected ports. A connected SIM module will normally drive the CTS line <i>high</i>. This permits the use of CTCR? as a “module-present” detector (see section 2.6.2.17).</p> <p>This usage is not applicable to Ports A–D (the RS-232 ports), where the passive termination is a pull-up resistor. This causes CTCR? to always return 1 for Ports A–D except when hardware flow control is being asserted by the remote device.</p> <p><i>Example:</i> CTCR? 15376 This shows a module on Port 4 ($2^4 + 2^{10} + 2^{11} + 2^{12} + 2^{13} = 15376$).</p>
-----------	--

CTSR? [p]	<p>CTS Status</p> <p>Query CTS Status Register [for Port <i>p</i> bit].</p> <p>Upon executing a CTSR? query, the returned bit(s) of the CTSR register are cleared.</p> <p><i>Example:</i> CTSR? 0</p>
-----------	---

CTSE(?) [p,] {i}	<p>CTS Status Enable</p> <p>Set (query) CTS Status Enable Register [for Port <i>p</i> bit] {to <i>i</i>}.</p> <p><i>Example:</i> CTSE 4, 1</p>
------------------	--

PDPR? [p]	<p>Port Data Pending</p> <p>Query Port Data Pending Register value [for Port <i>p</i> bit].</p> <p>Upon executing a PDPR? query, the returned bit(s) of the PDPR register are cleared.</p> <p><i>Example:</i> PDPR? 0</p>
-----------	---

PDPE(?) [p,] {i}	<p>Port Data Pending Enable</p> <p>Set (query) Port Data Pending Enable Register [bit for Port <i>p</i>] {to <i>i</i>}.</p> <p><i>Example:</i> PDPE 4, 1</p>
------------------	--

2.5.8 Script commands

The Startup Script is a non-volatile block of memory that stores a series of commands for optional execution by the mainframe upon power-on. Any legal mainframe command, except for APSS, ATSS, ERSS, LKSS, and RNSS, can be included within the Startup Script.

Automatic execution of the Startup Script on power-on is controlled by the Startup Script Enable dip switch, on the rear panel of the mainframe.

APSS *b*

Append to Script

Append block *b* to Startup Script macro.

This command can only be executed after LKSS OFF.

Example: LKSS OFF
 APSS "BRER 510 ↵
 RPER 510 ↵
 BRDT '*IDN?' ↵
 WAIT 1000 ↵
 RPER 0 ↵" This example adds a script to identify modules in Ports 1–8.

ATSS *b*

Append Terminated to Script

Append block *b*+⟨LF⟩ to Startup Script macro.

This command can only be executed after LKSS OFF.

Example: ATSS "*IDN?"

ERSS

Erase Script

Erase Startup Script macro.

This command can only be executed after LKSS OFF.

Example: ERSS

LKSS(?) {z}

Lock Script

Set (query) Startup Script write/erase lockout {to z=(OFF 0, ON 1)}.

After LKSS ON has been executed, the Startup Script is protected against any modification or erasure. To reprogram the Startup Script, issue LKSS OFF.

After reset, the default is LKSS ON.

Example: LKSS?
 ON

LISS?	List Script List Startup Script contents. <i>Example:</i> LISS? BRER 510 RPER 510 BRDT '*IDN?' WAIT 1000 RPER 0 IDN?
NBSS?	Bytes Used in Script Query number of bytes used in Startup Script macro. <i>Example:</i> NBSS? 60
AVSS?	Space Available in Script Query number of spaces available in Startup Script memory. <i>Example:</i> AVSS? 3968
ENSS?	Script Enable Query Startup Script Enable token value (ON 1, OFF 0) from rear-panel DIP switch. <i>Example:</i> ENSS? OFF
RNSS	Run Script Run Startup Script now (independent of DIP switch setting). <i>Example:</i> RNSS MSG 4,#253Stanford_Research_Systems,SIM923A,s/n003982,ver1.25 ↵ Stanford_Research_Systems,SIM900,s/n000112,ver3.4


2.5.9 Housekeeping commands

The Housekeeping commands provide status information on the SIM900 Mainframe hardware, such as the 10 MHz timebase and the total power consumption.

TBIN? Timebase Input Detect
Query external Timebase Input detected token (TRUE 1, FALSE 0).

Example: TBIN?
FALSE

VTBI? Timebase Input Analog
Query external Timebase Input detection circuit voltage, in millivolts. The detection circuit is a non-linear AC-detector, see plot for the typical response versus 10 MHz input amplitude. Note that the threshold for automatic detection is VTBI=2000 (see TBIN?, above).



Example: VTBI?
390

PLL(?) {z} Timebase Control
Set (query) Timebase PLL Control {to z=(OFF 0, ON 1, AUTO 2)}.

When PLLC AUTO is set, the SIM900 Mainframe will automatically activate the timebase phase-locked loop (PLL) whenever TBIN? TRUE. To force the PLL to remain either off (free-running clock) or on (always attempting to lock), set PLLC appropriately.

Example: PLLC?
AUTO

CLKD(?) {z}	<p>Clock Distribution</p> <p>Set (query) the Clock Distribution mode {to z=(OFF 0, ON 1)}.</p> <p>When CLKD ON is set, the SIM900 Mainframe will distribute the 10 MHz timebase signals to all SIM ports (on pins 5 & 12 of the DB-15 SIM Interface connector. When CLKD OFF, the timebase signals are turned off, and clock pins idle at 0 V (note, however, that the internal oscillators in the SIM modules will continue to operate normally).</p> <p>At reset, the value of CLKD is determined by the rear panel DIP setting. Subsequent CLKD set commands will override the rear panel setting. Any <i>changes</i> to the rear panel setting, however, will take effect immediately.</p> <p><i>Example:</i> CLDK OFF</p>
LOCK?	<p>Timebase Status</p> <p>Query Timebase status token value (FREE 0, LOCKING 1, LOCKED 2, FAULT 3).</p> <p>While the PLL is off, LOCK? returns FREE. For 50 ms after activating the PLL, LOCK? will return LOCKING; after that, either LOCKED or FAULT is returned, indicating whether the loop is successfully tracking the external timebase input.</p> <p><i>Example:</i> LOCK? FREE</p>
VLOC?	<p>Timebase Status Analog</p> <p>Query lock detector voltage, in millivolts. When $VLOC? \geq 4000$, the PLL is locked (see LOCK?, above).</p> <p><i>Example:</i> VLOC? 940</p>
VVC0?	<p>Timebase VCO</p> <p>Query the VCO control voltage, in millivolts.</p> <p><i>Example:</i> VVC0? 4490</p>

VMON?	<p>Primary Voltage</p> <p>Query the SIM900 Mainframe primary power supply voltage, in millivolts (nominally 24000).</p> <p><i>Example:</i> VMON? 23740</p>
<hr/>	
IMON?	<p>Primary Current</p> <p>Query the SIM900 Mainframe primary power supply current, in milliamps.</p> <p><i>Example:</i> IMON? 430</p>
<hr/>	
PMON?	<p>Primary Power</p> <p>Query the SIM900 Mainframe primary power supply power, in milliwatts. Equal to (VMON?)×(IMON?)/1000.</p> <p><i>Example:</i> PMON? 10683</p>
<hr/>	
UNDV?	<p>Undervoltage</p> <p>Query output undervoltage detect.</p> <p>While an output undervoltage condition exists, UNDV? returns 1; otherwise it returns 0. An undervoltage occurs if any of the SIM900 Mainframe output voltages droop below their nominal value, indicating an overload.</p> <p><i>Example:</i> UNDV? 0</p>
<hr/>	
TICK?	<p>Elapsed Time</p> <p>Query time elapsed since power-on (each count is 50 ms). The maximum value before wrap-around is 4 294 967 295 (about 6.8 years).</p> <p><i>Example:</i> TICK? 114888</p>
<hr/>	
DIPS? [i]	<p>DIP Switch</p> <p>Query rear panel dip switch [bit <i>i</i>] value.</p> <p><i>Example:</i> DIPS? 64</p>

2.5.10 Interface commands

The interface commands include required IEEE–488.2 common commands, along with additional commands for configuring the interface between the SIM900 Mainframe and the host computer. Additionally, commands for flushing the port input buffers and output queues are also provided.

*RST

Reset

Reset the mainframe to default configuration.

The following register and command values are established immediately following a *RST:

cmd	value
BRER	0
RDDR	0
RPER	0
TERM [†]	0
TMOT [†]	1000
MSGL	64
CEOI	1 ON
EOIX	1 ON
PRTC	0 EAVS
PRTD	0 COMM
PLLC	2 AUTO
CLKD	<i>determined by rear-panel setting</i>
CONS	0 OFF
VERB	5(MFERRORS and IOMON)
TOKN	0 OFF
LKSS	1 ON
REQT	0 OFF
REQF	0 OFF

[†] TERM and TMOT are reset for all ports

Example: *RST

FLOQ

Flush Output Queue

Flush the host output queue.

Example: FLOQ

SRST [p]	<p>SIM Reset</p> <p>Sends the SIM Reset signal [to Port p] (default is all SIM ports).</p> <p>SRST causes a <break> signal (MARK level) to be asserted for 100 milliseconds, either to Port p or to all SIM ports. Upon receiving the <break> signal, any connected SIM will flush its internal input buffer, reset its command parser, and default to 9600 baud communications.</p> <p><i>Example:</i> SRST</p>
<hr/>	
FLSI [p]	<p>Flush Port Input Buffers</p> <p>Flushes port input buffers [associated with Port p].</p> <p><i>Example:</i> FLSI 4</p>
<hr/>	
FLSO [p]	<p>Flush Port Output Queues</p> <p>Flushes port output queues [associated with Port p].</p> <p><i>Example:</i> FLSO 4</p>
<hr/>	
FLSH [p]	<p>Flush Port Buffers</p> <p>Flushes port input buffers & output queues [associated with Port p].</p> <p><i>Example:</i> FLSH</p>
<hr/>	
*IDN?	<p>Identify</p> <p>Read the mainframe device identification string.</p> <p>The identification string is formatted as: Stanford_Research_Systems,SIM900,s/n*****,ver#.# where ***** is the 6-digit serial number, and #.# is the firmware revision level.</p> <p><i>Example:</i> *IDN? Stanford_Research_Systems,SIM900,s/n000112,ver3.4</p>
<hr/>	
*TST?	<p>Self Test</p> <p>Perform mainframe self-test (currently no-op, returns 0).</p> <p><i>Example:</i> *TST? 0</p>

*CLS	<p>Clear Status</p> <p>*CLS immediately clears the SSEV, ESR, CESR, FCSR, PDPR, TOSR, IOSR, and CTSR registers.</p> <p><i>Example:</i> *CLS</p>
<hr/>	
*STB? [i]	<p>Status Byte</p> <p>Reads the serial poll Status Byte register [bit i].</p> <p><i>Example:</i> *STB? 16</p>
<hr/>	
*SRE(?) [i,] {j}	<p>Service Request Enable</p> <p>Set (query) the Service Request Enable register [bit i] {to j}.</p> <p><i>Example:</i> *SRE 0,1 SRE? 1</p>
<hr/>	
*ESR? [i]	<p>Standard Event Status</p> <p>Reads the Standard Event Status Register [bit i].</p> <p>Upon executing *ESR?, the returned bit(s) of the ESR register are cleared.</p> <p><i>Example:</i> *ESR? 32</p>
<hr/>	
*ESE(?) [i,] {j}	<p>Standard Event Status Enable</p> <p>Set (query) the Standard Event Status Enable Register [bit i] {to j}.</p> <p><i>Example:</i> *ESE 32</p>
<hr/>	
*PSC(?) {i}	<p>Power-on Status Clear</p> <p>Set (query) the Power-on Status Clear flag {to j}. The Power-on Status Clear flag is stored in non-volatile memory in the SIM900 Mainframe, and thus maintains its value through power-cycle events.</p> <p>If the *PSC=0, then the Service Request Enable and Standard Event Status Enable registers (*SRE, *ESE) retain their values through power-cycles. If *PSC=1, then *SRE and *ESE are cleared upon power-cycle.</p> <p>The initial factory default is *PSC 1.</p> <p><i>Example:</i> *PSC?</p>

1

*OPC(?)	<p>Operation Complete</p> <p>Operation Complete. Sets the OPC flag in the ESR register.</p> <p>The query form *OPC? writes a 1 in the output queue when complete, but does not affect the ESR register.</p> <p><i>Example:</i> *OPC? 1</p>
---------	--

*WAI	<p>Wait to Continue</p> <p>Wait to Continue. Equivalent to a no-op.</p> <p><i>Example:</i> *WAI</p>
------	---

CONS(?) {z}	<p>Console Mode</p> <p>Set (query) the host port Console mode {to z=(OFF 0, ON 1)}.</p> <p>CONS only has an effect when host interface is RS-232, and causes each character received at the host input buffer to be copied to the host output queue.</p> <p>After reset, the default is CONS OFF.</p> <p><i>Example:</i> CONS? OFF</p>
-------------	--

WAIT i	<p>Wait</p> <p>Wait <i>i</i> milliseconds before processing more commands from the host.</p> <p>This command can be especially useful programming the Startup Script.</p> <p><i>Example:</i> WAIT 1000</p>
--------	--

REQT(?) {z}	<p>Announce REQT</p> <p>Set (query) the REQT announce mode {to z=(OFF 0, ON 1)}.</p> <p>When REQT ON is set, any event which causes a new service request condition will cause the characters <reqt>+<term> to be spontaneously written to the host output buffer.</p> <p>On reset, the default is REQT OFF.</p> <p><i>Example:</i> REQT? OFF</p>
-------------	---

REQF(?) {z}

Announce REQF

Set (query) the REQF announce mode {to z=(**OFF 0**, **ON 1**)}.

When REQF ON is set, any event which causes the Master Summary Status message to become false will cause the characters <reqf>+<term> to be spontaneously written to the host output buffer.

After reset, the default is REQF OFF.

Example: REQF?
OFF

LEXE?

Execution Error

Query the last Execution Error code. Valid codes are:

Value	Definition
0	No execution error since power-on
1	Invalid port
2	Invalid token
3	Command failed
4	Timeout
5	Invalid bit
6	Invalid value
7	Checksum failed
8	Invalid host interface

Example: *STB? 12

LEXE?

5 The error code (5) corresponds to "Invalid bit," since *STB? only allows bit-specific queries of 0-7.

LCME?

Command Error

Query the last Command Error code. Valid codes are:

Value	Definition
0	No parser error since power-on
1	Illegal first character
2	Illegal name
3	Undefined command
4	Extra question mark
5	No query allowed
6	Only query allowed
7	Missing parameter(s)
8	No parameters allowed
9	Premature command terminator
10	Message buffer overflow
11	Illegal half-byte in hex parameter
12	Command buffer overflow
13	Illegal extra string parameter
14	Illegal extra hex parameter
15	Illegal extra binary parameter
16	Illegal byte-digits count
17	Illegal bytes count
18	Null parameter
19	Extra parameter(s)
20	Illegal port
21	Illegal short integer
22	Illegal long integer
23	Illegal token integer
24	Unknown token
25	Illegal string parameter
26	Illegal hex parameter
27	Illegal binary parameter
28	<EOI> without <LF> on indef. arb. block

Example: *IDN
 LCME?
 6 The error (6, "Only query allowed") is due to the missing "?".

TOKEN(?) {z}

Token Mode

Set (query) the Token Query mode {to z=(**OFF 0**, ON 1)}.

If TOKEN ON is set, then queries to the SIM900 mainframe that return tokens will return the text keyword; otherwise they will return the decimal integer value.

After reset, the default is TOKEN OFF.

Example: TOKEN ON

2.6 Register Model

Registers in the SIM900 Mainframe are divided into 2 broad categories: control registers and status registers. Control registers govern the operation of the mainframe (specifically, controlling the automatic routing of port data), while status registers (and their associated configuration registers) govern the monitoring and reporting of status conditions within the mainframe.

The registers are represented as either 8-bit or 16-bit unsigned integer values. Individual flags within a register correspond to an integer weight of 2^n . Most commands for setting or reading the registers have an optional parameter to select a single bit within the register. Using this optional parameter, all flag values are either 0 or 1. In the default (whole-register) form, the commands treat the register as a single integer value by summing the weighted values of the individual flags.

2.6.1 Control registers

2.6.1.1 Receive Data Disable (RDDR)

This is a 16-bit wide register that controls transfers of data from the ports to the port input buffers.

Weight	Bit	Flag
1	0	undef (0)
2	1	P1-disable
4	2	P2-disable
8	3	P3-disable
16	4	P4-disable
32	5	P5-disable
64	6	P6-disable
128	7	P7-disable
256	8	P8-disable
512	9	P9-disable
1024	10	PA-disable
2048	11	PB-disable
4096	12	PC-disable
8192	13	PD-disable
16384	14	undef (0)
32768	15	undef (0)

If the bit corresponding to a particular port is set in the RDDR, and data from that port arrives at the mainframe, it is immediately discarded. If the corresponding bit is cleared, then data flows as normal from the port hardware into the port input buffer.

If a bit is set in RDDR while data is already in the corresponding port input buffer, that data remains available to the host computer,

but no further data from the port will be accepted until the RDDR bit is cleared. *No flow control signals are asserted to stop the port from transmitting data.*

At power-on, this register is cleared.

2.6.1.2 Receive Pass-Through Enable (RPER)

This is a 16-bit wide register that controls transfers of data from the ports to the mainframe output queue.

Weight	Bit	Flag
1	0	undef (0)
2	1	P1-passthrough
4	2	P2-passthrough
8	3	P3-passthrough
16	4	P4-passthrough
32	5	P5-passthrough
64	6	P6-passthrough
128	7	P7-passthrough
256	8	P8-passthrough
512	9	P9-passthrough
1024	10	PA-passthrough
2048	11	PB-passthrough
4096	12	PC-passthrough
8192	13	PD-passthrough
16384	14	undef (0)
32768	15	undef (0)

If the bit corresponding to a particular port is set in the RPER when data from that port arrives at the mainframe, it is immediately encapsulated into MSG packet(s) by the mainframe and transferred to the output queue without further host intervention (i. e., no query command is needed).

Messages are formatted as: `MSG p, b`

where p is the port the message came from, and b is a definite-length arbitrary binary data block (see section 2.5.1.4 for format).

Since the mainframe imposes no protocol requirements on the data transferred to or from the SIMs and external RS-232 devices, the MSG packets are divided at arbitrary points in the data stream. To correctly reconstruct the byte stream from a particular port, the host must concatenate the contents of all packets from that port in the order received.

The data block b of the MSG packets are guaranteed not to exceed the byte limit set by the MSGL command. If fewer bytes are received from a port, then a MSG packet is generated after a timeout of approximately 5 serial-byte times (5 or 6 ms at 9600 baud).

When the mainframe is switched to connect mode to a port (via CONN), the RPER is cleared to all zeros. This prevents data from any of the unconnected ports from being interspersed in the output queue with data bytes from the connected port. Upon leaving connect mode the RPER remains cleared, so the host must reprogram RPER if needed.

At power-on, this register is cleared.

2.6.1.3 Broadcast Enable (BER)

This is a 16-bit wide register that selects ports to receive broadcast messages (BRDC, BRDT) from the mainframe.

Weight	Bit	Flag
1	0	undef (0)
2	1	P1–broadcast
4	2	P2–broadcast
8	3	P3–broadcast
16	4	P4–broadcast
32	5	P5–broadcast
64	6	P6–broadcast
128	7	P7–broadcast
256	8	P8–broadcast
512	9	P9–broadcast
1024	10	PA–broadcast
2048	11	PB–broadcast
4096	12	PC–broadcast
8192	13	PD–broadcast
16384	14	undef (0)
32768	15	undef (0)

If the bit corresponding to a particular port is set in the BER, then any broadcast messages sent from the host to the mainframe will be transferred to that port. Note that the Port C and Port D bits are only effective if PRTC PORT (or PRTD PORT) have been set.

This register is cleared on power-on.

2.6.2 Status registers

The SIM900 Mainframe status registers follow the hierarchical IEEE–488.2 format. A block diagram of the entire status register array is given in Figure 2.1.

There are four broad categories of registers in the status model of the mainframe:

- Condition Registers : These read-only registers correspond to the real-time condition of some underlying physical property being monitored. Queries return the latest value of the property, and have no further side effects. Condition register names end with CR.
- Transition Selection Registers : These read/write registers define specific transition events (such as $0 \rightarrow 1$ or $1 \rightarrow 0$). The event is then defined by the selected transition in the value of the underlying condition register. Transition register names end with PT or NT.
- Event Registers : These read-only registers record the occurrence of defined events within the mainframe. If the event occurs, the corresponding bit is set to 1. Upon querying an event register, any set bits within it are cleared². These are sometimes known as “sticky bits,” since once set, a bit can only be cleared by reading its value. Event register names typically end with SR.
- Enable Registers : These read/write registers define a bitwise mask for their corresponding event register. If any bit position is set in an event register while the same bit position is also set in the enable register, then the corresponding summary bit message is set. Enable register names typically end with SE.

² Except for any summary bit messages.




Figure 2.1: Status Register Model for the SIM900 Mainframe.

2.6.2.1 Status Byte (SB)

This is an 8-bit wide register defined by IEEE-488.2. It can be read either by a GPIB serial poll, or through the *STB? command. The Status Byte is the top-level summary of the SIM900 Mainframe status model.

Weight	Bit	Flag
1	0	PDSB
2	1	FCSB
4	2	CESB
8	3	IDLE
16	4	MAV
32	5	ESB
64	6	RQS/MSS
128	7	SSSB

Bit 6 returns the RQS message during a GPIB serial poll, and MSS when queried with *STB?

- PDSB : Port Data Pending Summary Bit. Indicates whether one or more of the enabled flags in the Port Data Pending Status Register has become true.
- FCSB : Port Flow Control Summary Bit. Indicates whether one or more of the enabled flags in the Port Flow Control Status Register has become true.
- CESB : Comm Error Summary Bit. Indicates whether one or more of the enabled flags in the Comm Error Status Register has become true.
- IDLE : Indicates that the input buffer is empty and the command parser is idle. Can be used to help synchronize mainframe query responses.
- MAV : Message Available. Indicates whether or not the output queue has any data pending for the host.
- ESB : Event Status Bit. Indicates whether one or more of the enabled events in the Standard Event Status Register is true.
- RQS : IEEE-488 Request Service message, indicating this device (the SIM900 Mainframe) requested service.
- MSS : Master Summary Status. Indicates whether one or more of the enabled status messages in the Status Byte register is true.
- SSSB : SIM Status Summary Bit. Indicates whether one or more of the enabled event flags in the SIM Status Event Register has become true.

Bits in the Status Byte are *not* cleared by the *STB? query. These bits are only cleared by reading the underlying event registers, or by clearing the corresponding enable registers.

2.6.2.2 Service Request Enable (SRE)

This is an 8-bit wide register defined by IEEE-488.2. Each bit in the SRE corresponds one-to-one with a bit in the SB register, and acts as a bitwise AND of the SB flags to generate MSS/RQS. Bit 6 of the SRE is undefined - setting it has no effect, and reading it always returns 0. This register is set and queried with the *SRE(?) command.

At power-on, this register is cleared if *PSC is non-zero. It retains its value if *PSC 0.

2.6.2.3 Standard Event Status (ESR)

This is an 8-bit wide register defined by IEEE-488.2. These event flags are all “sticky bits” that are set by the corresponding event, and cleared only by reading or with the *CLS command. Reading a single bit (with the *ESR? *i* query) clears only bit *i*.

Weight	Bit	Flag
1	0	OPC
2	1	undef (0)
4	2	QYE
8	3	DDE
16	4	EXE
32	5	CME
64	6	undef (0)
128	7	PON

OPC : Operation Complete. Set by the *OPC command.

QYE : Query Error. Indicates either (1) an attempt to read data when no output is present or pending (only valid for GPIB), or (2) data in the output queue has been lost.

DDE : Device Dependent Error. Indicates a mainframe power supply undervoltage.

EXE : Execution Error. Indicates an error in a command that was successfully parsed. Out-of-range parameters are an example. The error code can be queried with LEXE?.

CME : Command Error. Indicates a parser-detected error. The error code can be queried with LCME?.

PON : Power On. Indicates that an off-to-on transition has occurred.

2.6.2.4 Standard Event Status Enable (ESE)

This is an 8-bit wide register defined by IEEE-488.2. It acts as a bitwise AND with the ESR register to produce the single bit ESB message in the Status Byte Register (SB). It can be set and queried with the *ESE(?) command.

At power-on, this register is cleared if *PSC is non-zero. It retains its value if *PSC 0.

2.6.2.5 SIM Status Condition (SSCR)

This 16-bit wide register monitors the $\overline{\text{STATUS}}$ line from the 9 SIM ports (1–9). There is no corresponding signal for the RS-232 ports. SSCR is a read-only register.

Weight	Bit	Flag
1	0	undef (0)
2	1	Status1
4	2	Status2
8	3	Status3
16	4	Status4
32	5	Status5
64	6	Status6
128	7	Status7
256	8	Status8
512	9	Status9
1024	10	undef (0)
2048	11	undef (0)
4096	12	undef (0)
8192	13	undef (0)
16384	14	undef (0)
32768	15	undef (0)

The $\overline{\text{STATUS}}$ output signal from a SIM idles high, indicating no special status information to report, and set or pulsed to low to indicate some (device-dependent) status message. The SSCR records the complement of the signal, so $\overline{\text{STATUS}}$ True (low) appears as a 1 in the SSCR, while $\overline{\text{STATUS}}$ False (high) appears as a 0. Reads to the SSCR (via SSCR?) return the present value of the $\overline{\text{STATUS}}$ signal for Port n as bit Status n .

2.6.2.6 SIM Status Positive/Negative Transition (SSPT/SSNT)

These two 16-bit wide registers control the mapping of transitions in the SSCR to setting flags in the SSEV register. For any particular SIM port, if the corresponding bit is set in SSPT, then a $0 \rightarrow 1$ transition in the SSCR causes the bit to be set in the SSEV. Likewise, if a bit is set in SSNT, then a $1 \rightarrow 0$ transition in the SSCR causes the bit to be set in the SSEV.

All combinations of SSPT and SSNT settings for the 9 SIM ports are valid. At power-on, both SSPT and SSNT are cleared.

2.6.2.7 SIM Status Event (SSEV)

This 16-bit wide register monitors selected events in the SSCR, based on transitions selected in SSPT and SSNT. When the selected transition(s) occur, the corresponding bit is set. Reading the register clears it (reading a single bit clears only that bit). This register is cleared by the *CLS command.

2.6.2.8 SIM Status Enable (SSEN)

This is a 16-bit wide register that masks the SSEV register. The logical OR of the bitwise AND of SSEV and SSEN produces the SSSB message in the Status Byte register (SB).

2.6.2.9 Communications Error Status (CESR)

This is a 16-bit wide register that monitors communications errors on the ports.

Weight	Bit	Flag
1	0	DCAS
2	1	CommErr1
4	2	CommErr2
8	3	CommErr3
16	4	CommErr4
32	5	CommErr5
64	6	CommErr6
128	7	CommErr7
256	8	CommErr8
512	9	CommErr9
1024	10	CommErrA
2048	11	CommErrB
4096	12	CommErrC
8192	13	CommErrD
16384	14	TOSB
32768	15	IOSB

DCAS : Device Clear Active State. Set by the mainframe receiving a Device Clear event (either from DCL, SDC, or RS-232 <break>).

CommErr p : Communication Error for Port p . Set by the mainframe detecting a serial error (such as parity violation or framing error, or an input buffer overflow) on the corresponding port input hardware.

TOSB : Timeout Summary Bit message. TOSB indicates the logical OR of the bitwise AND of TOSR and TOSE (see below).

IOSB: Input Overflow Summary Bit message. IOSB indicates the logical OR of the bitwise AND of IOSR and IOSE (see below).

This register (with the exception of the TOSB & IOSB bits) is cleared either by reading, or with the *CLS command.

2.6.2.10 Communications Error Status Enable (CESE)

This is a 16-bit wide register that masks the CESR register. The logical OR of the bitwise AND of CESR and CESE produces the CESB message in the Status Byte register (SB).

At power-on, this register is cleared.

2.6.2.11 Timeout Status (TOSR)

This is a 16-bit wide register that monitors timeout errors.

Weight	Bit	Flag
1	0	TimeoutGPIB
2	1	Timeout1
4	2	Timeout2
8	3	Timeout3
16	4	Timeout4
32	5	Timeout5
64	6	Timeout6
128	7	Timeout7
256	8	Timeout8
512	9	Timeout9
1024	10	TimeoutA
2048	11	TimeoutB
4096	12	TimeoutC
8192	13	TimeoutD
16384	14	undef (0)
32768	15	undef (0)

If an attempt to write to a port output queue fails due to a timeout error, the corresponding bit in the TOSR is set. (This can also be thought of as an output overflow error.) The register is cleared either by reading, or with the *CLS command.

2.6.2.12 Timeout Status Enable (TOSE)

This is a 16-bit wide register that masks the TOSR register. The logical OR of the bitwise AND of TOSR and TOSE produces the TOSB message in the Communications Error Status Register (CESR).

2.6.2.13 Input Overflow Status (IOSR)

This is a 16-bit wide register that monitors input overflow errors.

Weight	Bit	Flag
1	0	InoverGPIB
2	1	Inovr1
4	2	Inovr2
8	3	Inovr3
16	4	Inovr4
32	5	Inovr5
64	6	Inovr6
128	7	Inovr7
256	8	Inovr8
512	9	Inovr9
1024	10	InovrA
2048	11	InovrB
4096	12	InovrC
8192	13	InovrD
16384	14	undef (0)
32768	15	undef (0)

When data is received by the mainframe at a port, it is initially stored in the 512-byte port input buffer, on a first-in, first-out (FIFO) basis. If an input buffer overflows, an error condition is recorded in the IOSR, and the corresponding input buffer is flushed. If the host input buffer overflows, then the host output queue is also flushed (as though a Device Clear had occurred).

The register is cleared either by reading, or with the *CLS command.

2.6.2.14 Input Overflow Status Enable (IOSE)

This is a 16-bit wide register that masks the IOSR register. The logical OR of the bitwise AND of IOSR and IOSE produces the IOSB message in the Communications Error Status Register (CESR).

2.6.2.15 Flow Control Status (FCSR)

This 16-bit wide register monitors the flow-control hardware of the ports. If the mainframe stops the incoming flow of data from a port (by deasserting RTS), then the corresponding bit in the FCSR is set. Whether or not this means that data was actually lost depends on the implementation of the particular SIM or RS-232 device sourcing data to the mainframe.

Since Ports C and D (EAVS and COMM) are DCE ports rather than DTE ports, the hardware flow-control outputs are actually CTS for these two ports.

Note if FLOW is set to XON or NONE, the FCSR will not be set by flow control events. Only RTS flow control is monitored by FCSR.

Weight	Bit	Flag
1	0	undef (0)
2	1	RTS-Halted1
4	2	RTS-Halted2
8	3	RTS-Halted3
16	4	RTS-Halted4
32	5	RTS-Halted5
64	6	RTS-Halted6
128	7	RTS-Halted7
256	8	RTS-Halted8
512	9	RTS-Halted9
1024	10	RTS-HaltedA
2048	11	RTS-HaltedB
4096	12	CTS-HaltedC
8192	13	CTS-HaltedD
16384	14	CTSB
32768	15	undef (0)

CTSB is the CTS Summary Bit status message, and is the logical OR of the bitwise AND of CTSR and CTSE (see below).

This register (with the exception of the CTSB bit) is cleared either by reading. All bits are cleared by *CLS.

2.6.2.16 Flow Control Status Enable (FCSE)

This is a 16-bit wide register that masks the FCSR register. The logical OR of the bitwise AND of FCSR and FCSE produces the FCSB message in the Status Byte register (SB).

At power-on, this register is cleared.

2.6.2.17 CTS Status Condition (CTCR)

This 16-bit wide register monitors the CTS line of all ports (1–D).

Weight	Bit	Flag
1	0	undef (0)
2	1	CTS1
4	2	CTS2
8	3	CTS3
16	4	CTS4
32	5	CTS5
64	6	CTS6
128	7	CTS7
256	8	CTS8
512	9	CTS9
1024	10	CTSA
2048	11	CTSB
4096	12	RTSC
8192	13	RTSD
16384	14	undef (0)
32768	15	undef (0)

The CTS output signal from a SIM or RS-232 device is typically used for hardware flow control, and is asserted high (1) to indicate the mainframe is Clear To Send new bytes to the device, and deasserted (0) to stop the flow.

Since Ports C and D (EAVS and COMM) are DCE ports instead of DTE ports, the hardware flow-control inputs for these two ports are actually RTS rather than CTS.

SIM ports (1–9) each have a pull-down resistor wired to the CTS input, so unconnected slots will show CTCR[p] = 0. The RS-232 ports each have a pull-up resistor wired to the flow-control input, so unconnected RS-232 ports will show CTCR[p]=1.

Regardless of the current FLOW setting for a port, the CTCR always reflects the real-time value of CTS (RTS for Ports C & D).

2.6.2.18 CTS Status (CTSR)

This is another 16-bit wide register that monitors the flow control hardware of the ports. A 1 → 0 transition in the CTCR will cause the corresponding bit in the CTSR to be set. Thus, only Negative Transitions generate the CTS Status events. When FLOW is RTS, this indicates the SIM or RS-232 device has halted the flow of data from the mainframe.

This register is cleared either by reading, or with the *CLS command.

2.6.2.19 CTS Status Enable (CTSE)

This is a 16-bit wide register that masks the CTSR register. The logical OR of the bitwise AND of CTSR and CTSE produces the CTSB message in the Flow Control Status register (FCSR).

At power-on, this register is cleared.

2.6.2.20 Port Data Pending (PDPR)

This is a 16-bit wide register that monitors incoming data from the ports to the mainframe.

Weight	Bit	Flag
1	0	undef (0)
2	1	DataAvail1
4	2	DataAvail2
8	3	DataAvail3
16	4	DataAvail4
32	5	DataAvail5
64	6	DataAvail6
128	7	DataAvail7
256	8	DataAvail8
512	9	DataAvail9
1024	10	DataAvailA
2048	11	DataAvailB
4096	12	DataAvailC
8192	13	DataAvailD
16384	14	undef (0)
32768	15	undef (0)

A bit for a given port in the PDPR is set if any bytes arrive from that port while it is NOT mapped to the mainframe output queue (either by the CONN command or through the RPER register). Reading the register clears it (reading a single bit clears only that bit).

This register is cleared by the *CLS command.

2.6.2.21 Port Data Pending Enable (PDPE)

This is a 16-bit wide register that masks the PDPR register. The logical OR of the bitwise AND of PDPR and PDPE produces the PDSB message in the Status Byte register (SB).

At power-on, this register is cleared.

3 Communications Examples

This chapter provides detailed examples of communications with the SIM900 Mainframe.

In This Chapter

3.1	Introduction to Communications	3-2
3.1.1	Streaming Communications	3-2
3.1.2	Message-Based Communications	3-3
3.1.3	Other Styles	3-4
3.2	Streaming Example	3-4
3.2.1	openMainframe()	3-4
3.2.2	main()	3-4
3.3	Message-Based Example	3-8
3.3.1	serviceMsgs() & deliverMsg()	3-8
3.3.2	readMsg() & sendMsg()	3-8
3.3.3	openMainframe()	3-8
3.3.4	main()	3-9
3.4	Combination Example	3-16
3.4.1	Details	3-16

3.1 Introduction to Communications

The Small Instrumentation Module family supports several styles of communications between a user's computer and a collection of instruments. While it is possible to communicate directly with a SIM module, this chapter will only consider the case of communication through a SIM900 Mainframe.

The SIM900 has two host computer interfaces: RS-232 and GPIB. To switch interfaces, use the rear-panel piano-style DIP switch (see section 1.4.2). The 5 right-most switches are interpreted based on the host selection, and determine either default baud rate or instrument address (see section 1.4.1). Only one host interface can be active, and the selection is determined at power-on time for the SIM900.

3.1.1 Streaming Communications

The simplest style of communication through the SIM900 is the "connection" model, where a single bidirectional I/O stream is managed. Upon power-on, the stream is initially directed to the SIM900 itself, so that, for example, an identification query (see *IDN?, section 2.5.10) will result in the SIM900 ID string as a response back to the host computer. Using the CONN command (section 2.5.3), the user can steer the I/O stream to one of the instrument ports of the mainframe (1–8 for the internal slots, 9 for the remote SIM port, and A or B for the auxiliary RS-232 ports). After connecting to a particular port, all I/O is directed from the host computer through the Mainframe to the target port, and responses from the target port are passed through the Mainframe back to the host computer.

To end the connection, the host computer sends a preprogrammed "escape" string. The escape string is provided as the second parameter in the CONN command, and should be chosen carefully to ensure that it does not inadvertently occur within the normal stream of I/O from the host computer to the target. In the example below, the nonsense sequence XYZZY is chosen as an escape string (note the string is case-sensitive). When the mainframe is relaying data from the host computer through to a connected port, it continually scans for a possible match with the escape string. If the first character of the string is received, the character is held in a memory buffer of the mainframe. When the next character is received, it is compared with the second character of the string; if it matches, it too is added to the buffer, otherwise both the buffered previous character and the new character are transmitted to the target port.

As an illustration, consider the following session:

from host	to module	
CONN 3, 'DEFQ'		<i>establish connection</i>
GAIN 10	GAIN 10	<i>"normal" pass-thru</i>
ABCDEF	ABC	<i>partial match found</i>
GHIJK	DEFGHIJK	<i>not escape string; catch up</i>
ABCDEFQ	ABC	<i>connection ended</i>

Notice that when the host computer transmitted ABCDEF, the last three characters (DEF) were not retransmitted by the mainframe to the target module; the mainframe withheld these bytes waiting to see if the complete escape string was being given. When the next character (G) was sent, the mainframe determined that this was *not* the escape string, and resumed transmission to the target module. There is no timeout on this partial-match buffering, so the data will be held back indefinitely until the Mainframe can uniquely disambiguate between the message data and the escape string.

The situation get more interesting when multiple SIM900s are connected together using the auxiliary RS-232 ports. In this case, different escape strings must be used for the two mainframes to enable redirection of the downstream SIM900 I/O stream without disconnecting the upstream connection.

3.1.2 Message-Based Communications

An alternative to the streaming connection model, message-based communications treats all transactions as mainframe-directed commands and queries. Transmissions from the host computer to individual modules are performed with the SEND and SNDT commands; transmissions to multiple modules can broadcast with the BRDC, BRDT commands (section 2.5.3).

There are several options available for receiving data from modules back to the host computer under a message-based scheme:

- One or more ports can be enabled for "pass-through" messaging with the RPER register (see sections 2.5.4 and 2.6.1.2). Incoming data messages from an enabled port are encapsulated in a MSG packet, and transmitted directly to the host output queue. The example program below demonstrates this.
- Individual port(s) can be polled for data (with the NINP? query, or through the RDPR status register). When data is available from a port, it can be retrieved with the GETN? or RAWN? queries (see section 2.5.3).

3.1.3 Other Styles

It is also possible to combine elements of each communication model. For instance, messages from the host to the modules can be conveniently dispatched with the SEND and SNDT commands, while query responses can be retrieved by CONNecting to the port and simply reading the results. The final example program demonstrates this hybrid style.

3.2 Streaming Example

This example demonstrates I/O to multiple SIM modules using the stream-based connection model. Low-level I/O is handled by function calls to the National Instruments VISA library, and supports both RS-232 and GPIB.

3.2.1 openMainframe()

*consider monitoring the
Eavesdrop port for debugging*

The most complicated function in this example is openMainframe(). After first performing a number of VISA-related initializations, the program places the mainframe into a reset state (with *RST). The next command (VERB 127) enables debugging output on the Eavesdrop RS-232 port. The next two commands (CEOI and EOIX) enable translation of line-feed characters to EOI messages (and visa-versa) when connected via GPIB. The host interface terminator is next programmed to line-feed for consistency when connected via RS-232.

Because the mainframe serial baud rates are *not* modified by the *RST command, the program next loops over all valid port numbers and commands each port to 9600 baud (the module default).

Finally, all internal port buffers in the mainframe are flushed (FLSH), and a serial break signal is sent to all SIM modules to force their communications interfaces to a clean state (SRST).

3.2.2 main()

After first querying the identification string of the mainframe, the program moves the I/O stream to port 5 and identifies the module plugged into that slot. Notice the “TERM LF” command that is first sent to the module—this sets the module to terminate responses with a line-feed character. This is particularly helpful for GPIB-based communications.

The dialog is repeated for port 7, after which the program ends.


```

/* =====
 * example_streaming.c -- simple IO
 *
 * compile line:  cl example_streaming.c /link visa32.lib
 */

#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <time.h>
#include <visa.h>      /* external VISA library */

/* the following macro defines the VISA resource (uncomment only one) */
#define VISARESOURCE "GPIB::2::INSTR"          /* GPIB Address 2 */
/* #define VISARESOURCE "ASRL2::INSTR"        /* COM2 (RS-232) */

#define VISATIMEOUT  1000 /* timeout, in ms */

/* Define the default baud rate for the host interface (for RS-232).
 * Edit to match the setting on the rear-panel DIP switch.
 */
#define DEFAULTBAUD  9600

/* === function prototypes === */
int  openMainframe(void);
void closeMainframe(void);
void sendString(char *msg);
void recvString(char *msg, int size);

/*=====*/
/*=== This is the main program. The mainframe ID string is queried, ===*/
/*=== and then modules in slots 5 & 7 are identified.                ===*/
/*=====*/
int main(void) {
    char msg[81];

    if (openMainframe()) return 0;          /* attempt to open communications */

    sendString("*IDN?\n");                  /* query mainframe ID string */
    recvString(msg, sizeof(msg));          /* receive response */
    printf("MF IDN: %s\n", msg);           /* report the result */
    fflush(stdout);

    sendString("CONN 5, 'xyZZy'\n");        /* connect to Slot 5 */
    sendString("TERM LF\n");                /* set response term to LF */
    sendString("*IDN?\n");                  /* query module ID string */
    recvString(msg, sizeof(msg));          /* receive response */
    printf("Slot 5: %s\n", msg);           /* report the result */
    fflush(stdout);
    sendString("xyZZy");                    /* disconnect */

    sendString("CONN 7, 'xyZZy'\n");        /* connect to Slot 7 */

```

```

sendString("TERM LF\n");           /* set response term to LF */
sendString("*IDN?\n");             /* query module ID string */
recvString(msg, sizeof(msg));     /* receive response */
printf("Slot 7: %s\n", msg);     /* report the result */
fflush(stdout);
sendString("xyZZy");             /* disconnect */

closeMainframe();

return 0;
}

/*=====
* low level I/O functions:
*  openMainframe() -- open communications channel, and initialize
*                   mainframe & modules
*  closeMainframe() - close communications channel
*  sendString() ----- transmit a null-terminated string
*  recvString() ----- receive data into a null-terminated string
*/
static ViSession defaultRM;
static ViSession instr;
static ViStatus status;
static ViUInt32 retCount;
static ViUInt32 writeCount;

/*****
int openMainframe(void) {
    ViUInt16 itype;
    int i;
    char buf[32];

    status=viOpenDefaultRM (&defaultRM);
    if (status < VI_SUCCESS) {
        printf("Could not open a session\n");
        exit (EXIT_FAILURE);
    }

    status = viOpen (defaultRM, VISARESOURCE , VI_NULL, VI_NULL, &instr);
    if (status < VI_SUCCESS) {
        printf ("Cannot open a session to the device.\n");
        status = viClose(instr);
        status = viClose(defaultRM);
        exit (EXIT_FAILURE);
    }

    /* Set timeout value */
    status = viSetAttribute (instr, VI_ATTR_TMO_VALUE, VISATIMEOUT);

    /* Set interface-specific config. (RS-232 or GPIB...) */
    status = viGetAttribute (instr, VI_ATTR_INTF_TYPE, &itype);
    if (itype == VI_INTF_ASRL) {           /* interface is RS-232 */

```

```

/* transmit serial BREAK to reset SIM900 host interface */
status = viSetAttribute (instr, VI_ATTR_ASRL_END_OUT, VI_ASRL_END_BREAK);
status = viWrite (instr, (ViBuf)buf, 0, &writeCount);
status = viSetAttribute (instr, VI_ATTR_ASRL_END_OUT, VI_ASRL_END_NONE);

status = viSetAttribute (instr, VI_ATTR_ASRL_BAUD, DEFAULTBAUD);
status = viSetAttribute (instr, VI_ATTR_ASRL_DATA_BITS, 8);
status = viSetAttribute (instr, VI_ATTR_ASRL_PARITY, VI_ASRL_PAR_NONE);
status = viSetAttribute (instr, VI_ATTR_ASRL_STOP_BITS, VI_ASRL_STOP_ONE);
status = viSetAttribute (instr, VI_ATTR_TERMCHAR_EN, VI_TRUE);
status = viSetAttribute (instr, VI_ATTR_TERMCHAR, 0xA);
} else if (itype == VI_INTF_GPIB) { /* interface is GPIB */
status = viClear(instr); /* clear SIM900 host interface */
status = viSetAttribute (instr, VI_ATTR_TERMCHAR_EN, VI_FALSE);
status = viSetAttribute (instr, VI_ATTR_SUPPRESS_END_EN, VI_FALSE);
status = viSetAttribute (instr, VI_ATTR_SEND_END_EN, VI_TRUE);
}
sendString("*RST\n"); /* SIM900 default */
sendString("VERB 127\n"); /* enable Eavesdrop */
sendString("CEOI ON\n"); /* convert EOI's (for GPIB) */
sendString("EOIX ON\n");
sendString("TERM D,LF\n"); /* set SIM900 to LF term */

for (i=1; i <= 0xb; ++i) { /* set ports to 9600 baud */
sprintf(buf, "BAUD %x,9600\n", i);
sendString(buf);
}
sendString("FLSH\n"); /* flush all port buffers */
sendString("SRST\n"); /* reset module interfaces */
return 0;
}

/*****
void closeMainframe(void) {
status = viClose(instr);
status = viClose(defaultRM);
}

/*****
void sendString(char *msg) {
status = viWrite (instr, (ViBuf)msg, strlen(msg), &writeCount);
}

/*****
void recvString(char *msg, int size) {
status = viRead(instr, msg, size-1, &retCount);
if (retCount == 0) msg[0] = '\0';
}

```

3.3 Message-Based Example

This example demonstrates basic I/O to multiple SIM modules using the message-based communication model. Low-level I/O is handled by function calls to the National Instruments VISA library, and supports both RS-232 and GPIB.

3.3.1 `serviceMsgs()` & `deliverMsg()`

The `serviceMsgs()` function handles the incoming stream of message packets from the various module ports to the host computer. Ideally, this function would be repeatedly called within a parallel thread to the main program. For simplicity, in this example, the function is called repeatedly within the main thread of the program, and no explicit parallelism is used.

Separate input port buffers (`portBuf`) are used to store the incoming streams from each port; data originating with the mainframe itself is buffered as “port 0”. Each incoming packet begins with a MSG header (see section 2.6.1.2) containing the source port address and the byte count for the payload data. The bulk of `serviceMsgs()` handles the parsing of this header, buffering partial packets internally, and sending any data *not* encapsulated in a MSG packet to the “port 0” buffer.

Data is transferred to the `portBuf` array by the internal helper function `deliverMsg()`; this function should not be called by any user-level code.

3.3.2 `readMsg()` & `sendMsg()`

These two functions constitute the user-level interface for communications. `readMsg()` drains data from the `portBuf` array, and if necessary calls `serviceMsgs()` to retrieve more data. Calls to `readMsg()` transfer data up to (and including) either the requested number of bytes, or the first line-feed character.

The `sendMsg()` sends data to the SIM system; messages directed to the mainframe (`port=0`) simply have a line-feed appended to the end, while port-directed messages are sent as the payload of a SNDT command (section 2.5.3).

3.3.3 `openMainframe()`

The only change to `openMainframe()`, compared with the previous example, is the addition of the line:

```
sendString("RPER 4094\n");
```

This programs the Receive Pass-Through Enable register (section 2.6.1.2) for ports 1–B, causing incoming data from the modules to the mainframe to be immediately transmitted by the mainframe to the host as MSG packets.

3.3.4 main()

The main program is similar to the first example. Notice that the TERM LF message is now being broadcast to all module ports using the BRDT command. Also, the `serviceMsgs()` function is called after each query command is sent, before attempting to read the results. Ideally, the calls to `serviceMsgs()` would be hidden in a parallel thread, but that refinement is omitted here.

```

/* =====
 * example_messages.c -- SIM IO example
 *
 * compile line: cl example_messages.c /link visa32.lib
 */

#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <time.h>
#include <visa.h>      /* external VISA library */

/* the following macro defines the VISA resource (uncomment only one) */
#define VISARESOURCE "GPIB::2::INSTR"      /* GPIB Address 2 */
/* #define VISARESOURCE "ASRL2::INSTR"    /* COM2 (RS-232) */

#define VISATIMEOUT 500 /* timeout, in ms */

/* Define the default baud rate for the host interface (for RS-232).
 * Edit to match the setting on the rear-panel DIP switch.
 */
#define DEFAULTBAUD 9600

/* === function prototypes === */
void serviceMsgs(void);
void deliverMsg(int port, char *p, int len);
void readMsg(int port, char *buf, int maxLen);
void sendMsg(int port, char *buf);
int openMainframe(void);
void closeMainframe(void);
void sendString(char *msg);
void recvString(char *msg, int size);

/*=====*/
/*=== This is the main program. The mainframe ID string is queried, ===*/
/*=== and then modules in slots 5 & 7 are identified. ===*/
/*=====*/
int main(void) {
    char msg[81];

    if (openMainframe()) return 0;

    sendMsg(0,"BRER 1022"); /* enable ports 1-9 to receive broadcasts */
    sendMsg(0,"BRDT 'TERM LF'"); /* set all modules to LF terminations */

    sendMsg(0,"*IDN?"); /* query mainframe ID string */
    serviceMsgs();
    readMsg(0, msg, sizeof(msg));
    printf("MF IDN: %s\n",msg); /* report the result */
    fflush(stdout);

    sendMsg(5,"*IDN?");

```

```

serviceMsgs();
readMsg(5, msg, sizeof(msg));
printf("Slot 5: %s\n", msg);          /* report the result */
fflush(stdout);

sendMsg(7, "*IDN?");
serviceMsgs();
readMsg(7, msg, sizeof(msg));
printf("Slot 7: %s\n", msg);        /* report the result */
fflush(stdout);

closeMainframe();

return 0;
}

/*****
 * message-level I/O functions:
 *  serviceMsgs() -- pseudo-background function to handle incoming msgs
 *  deliverMsg() -- internal function to copy msg to port-specific buffer
 *  readMsg()    -- user-level function to read msg from a specific port
 *  sendMsg()    -- user-level function to write msg to a specific port
 *
 * For readMsg() and sendMsg(), use port=0 to send to the Mainframe itself.
 * All reads will terminate on '\n' or maxLen, and all sends will have a
 * '\n' postpended.
 */

#define MAXPORT 0xd
#define BUFSIZE 1024
static char portBuf[BUFSIZE][MAXPORT];
static unsigned int portFill[MAXPORT];
static unsigned int portDrain[MAXPORT];
static unsigned int nBytesUsed[MAXPORT];

/*****/
void serviceMsgs(void) {
    static char msg[192];
    static int idx;
    int result, newBytes;
    char *p;
    int port, len;

    recvString(&msg[idx], sizeof(msg)-idx);
    newBytes = strlen(&msg[idx]);
    while(newBytes) {
        idx = 0; /* we'll update this if necessary */
        if ((p=strstr(msg, "MSG ")) != NULL) {
            /* detected a MSG packet */
            if (p != msg) {
                /* send preceeding bytes to buffer #0 */
                deliverMsg(0, msg, msg-p);
            }
        }
    }
}

```

```

    strcpy(msg,p);
}
result = sscanf(msg, "MSG %1x,#2%2d",&port,&len);
if (result == 2) { /* is header complete? */
    p = msg + 10; /* point to start of payload */
    if (strlen(p) >= len) { /* is payload complete? */
        deliverMsg(port, p, len);
        p += len;
        if (strlen(p)) { /* any trailing data? */
            strcpy(msg,p); /* if so, buffer it... */
            idx = strlen(msg);
        }
    }
}
} else {
    /* no MSG packet detected */
    if ((p=strrchr(msg,'\n')) != NULL) { /* any complete lines? */
        p++; /* include terminator */
        deliverMsg(0, msg, msg-p); /* send to buffer#0 */
        if (strlen(p)) { /* anything left? */
            strcpy(msg,p);
            idx = strlen(msg);
        }
    } else {
        /* no complete lines; store and return...*/
        idx = strlen(msg);
    }
}
recvString(&msg[idx], sizeof(msg)-idx); /* look for more data */
newBytes = strlen(&msg[idx]);
}
}

/*****
void deliverMsg(int port, char *p, int len) {

    while (len && nBytesUsed[port] < BUFSIZE) {
        portBuf[portFill[port]++][port] = *p++;
        portFill[port] %= BUFSIZE;
        ++nBytesUsed[port];
        --len;
    }
}

/*****
void readMsg(int port, char *buf, int maxLen) {
    char lastRead;

    if (maxLen <= 1) {
        *buf = '\0';
        return;
    }
}

```



```

lastRead = '\0';

do {
    while (nBytesUsed[port] && (maxLen-1) && lastRead != '\n') {
        lastRead = (*buf++ = portBuf[portDrain[port]++][port]);
        portDrain[port] %= BUFSIZE;
        --nBytesUsed[port];
        --maxLen;
    }
    if ((maxLen-1) && lastRead != '\n') {
        serviceMsgs(); /* try for some more... */
    }
} while (nBytesUsed[port] && (maxLen-1) && lastRead != '\n');

*buf = '\0';
}

/*****
void sendMsg(int port, char *msg) {
    char buf[256];
    if (strlen(msg) > 128) return; /* error! */

    if (port == 0) {
        strcpy(buf, msg);
        strcat(buf, "\n");
        sendString(buf);
    } else {
        sprintf(buf, "SNDT %x, #3%03d%s\n", port, strlen(msg), msg);
        sendString(buf);
    }
}

/*****
* low level I/O functions:
*  openMainframe() -- open communications channel, and initialize
*                    mainframe & modules
*  closeMainframe() - close communications channel
*  sendString() ----- transmit a null-terminated string
*  recvString() ----- receive data into a null-terminated string
*/

static ViSession defaultRM;
static ViSession instr;
static ViStatus status;
static ViUInt32 retCount;
static ViUInt32 writeCount;

/*****
int openMainframe(void) {
    ViUInt16 itype;
    int i;
    char buf[32];

```

```

status=viOpenDefaultRM (&defaultRM);
if (status < VI_SUCCESS) {
    printf("Could not open a session\n");
    exit (EXIT_FAILURE);
}

status = viOpen (defaultRM, VISARESOURCE , VI_NULL, VI_NULL, &instr);
if (status < VI_SUCCESS) {
    printf ("Cannot open a session to the device.\n");
    status = viClose(instr);
    status = viClose(defaultRM);
    exit (EXIT_FAILURE);
}

/* Set timeout value */
status = viSetAttribute (instr, VI_ATTR_TMO_VALUE, VISATIMEOUT);

/* Set interface-specific config. (RS-232 or GPIB...) */
status = viGetAttribute (instr, VI_ATTR_INTF_TYPE, &itype);
if (itype == VI_INTF_ASRL) {          /* interface is RS-232 */
    /* transmit serial BREAK to reset SIM900 host interface */
    status = viSetAttribute (instr, VI_ATTR_ASRL_END_OUT, VI_ASRL_END_BREAK);
    status = viWrite (instr, (ViBuf)buf, 0, &writeCount);
    status = viSetAttribute (instr, VI_ATTR_ASRL_END_OUT, VI_ASRL_END_NONE);

    status = viSetAttribute (instr, VI_ATTR_ASRL_BAUD, DEFAULTBAUD);
    status = viSetAttribute (instr, VI_ATTR_ASRL_DATA_BITS, 8);
    status = viSetAttribute (instr, VI_ATTR_ASRL_PARITY, VI_ASRL_PAR_NONE);
    status = viSetAttribute (instr, VI_ATTR_ASRL_STOP_BITS, VI_ASRL_STOP_ONE);
    status = viSetAttribute (instr, VI_ATTR_TERMCHAR_EN, VI_TRUE);
    status = viSetAttribute (instr, VI_ATTR_TERMCHAR, 0xA);
} else if (itype == VI_INTF_GPIB) {  /* interface is GPIB */
    status = viClear(instr); /* clear SIM900 host interface */
    status = viSetAttribute (instr, VI_ATTR_TERMCHAR_EN, VI_FALSE);
    status = viSetAttribute (instr, VI_ATTR_SUPPRESS_END_EN, VI_FALSE);
    status = viSetAttribute (instr, VI_ATTR_SEND_END_EN, VI_TRUE);
}
sendString("*RST\n");          /* SIM900 default */
sendString("VERB 127\n");     /* enable Eavesdrop */
sendString("CEOI ON\n");      /* convert EOI's (for GPIB) */
sendString("EOIX ON\n");

for (i=1; i <= 0xb; ++i) {    /* set ports to 9600 baud */
    sprintf(buf, "BAUD %x,9600\n", i);
    sendString(buf);
}
sendString("TERM D,LF\n");    /* set SIM900 to LF term */
sendString("FLSH\n");         /* flush all port buffers */
sendString("SRST\n");         /* reset module interfaces */
sendString("RPER 4094\n");    /* Receive Pass-Through Enable ports 1-B */
return 0;

```

```
}

/*****
void closeMainframe(void) {
    status = viClose(instr);
    status = viClose(defaultRM);
}

/*****
void sendString(char *msg) {
    status = viWrite (instr, (ViBuf)msg, strlen(msg), &writeCount);
}

/*****
void recvString(char *msg, int size) {
    status = viRead(instr, msg, size-1, &retCount);
    if (retCount == 0) msg[0] = '\0';
}
```

3.4 Combination Example

This example demonstrates basic I/O to multiple SIM modules using aspects of both the "message"-based and "stream"-based connection models. Low-level I/O uses National Instrument's VISA library, and works with either RS-232 or GPIB.

3.4.1 Details

The main program for this final example is identical to the second example (`example_messages.c`); again, the user-level interface is the functions `sendMsg()` and `readMsg()`. `sendMsg()` is also identical, while `readMsg()` has been rewritten to use the `CONN` command.

The `openMainframe()` function is now identical to the *first* example program, `example_streaming.c`; the `RPER` register remains in the reset state (value of 0).

By using the `CONN` path to retrieve data from individual ports, the intermediate layer `serviceMsgs()` is eliminated; instead of buffering the module-originated data on the host computer, this data is buffered in the mainframe until the host computer is ready to query it directly. Since the SIM900 Mainframe has 512-byte buffers for *each* port, this is usually sufficient.

```

/* =====
 * example_hybrid.c -- SIM IO example
 *
 * compile line: cl example_hybrid.c /link visa32.lib
 */

#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <time.h>
#include <visa.h>      /* external VISA library */

/* the following macro defines the VISA resource (uncomment only one) */
#define VISARESOURCE "GPIB::2::INSTR"          /* GPIB Address 2 */
/* #define VISARESOURCE "ASRL2::INSTR"        /* COM2 (RS-232) */

#define VISATIMEOUT  500 /* timeout, in ms */
#define ESCAPEKEY    "XYZZY"

/* Define the default baud rate for the host interface (for RS-232).
 * Edit to match the setting on the rear-panel DIP switch.
 */
#define DEFAULTBAUD  9600

/* === function prototypes === */
void readMsg(int port, char *buf, int maxLen);
void sendMsg(int port, char *buf);
int openMainframe(void);
void closeMainframe(void);
void sendString(char *msg);
void recvString(char *msg, int size);

/*=====*/
/*=== This is the main program. The mainframe ID string is queried, ===*/
/*=== and then modules in slots 5 & 7 are identified.           ===*/
/*=====*/

int main(void) {
    char msg[81];

    if (openMainframe()) return 0;

    sendMsg(0,"BRER 1022"); /* enable ports 1-9 to receive broadcasts */
    sendMsg(0,"BRDT 'TERM LF'"); /* set all modules to LF terminations */

    sendMsg(0,"*IDN?"); /* query mainframe ID string */
    readMsg(0, msg, sizeof(msg));
    printf("MF IDN: %s\n",msg); /* report the result */
    fflush(stdout);

    sendMsg(5,"*IDN?");
    readMsg(5, msg, sizeof(msg));

```

```

printf("Slot 5: %s\n", msg);          /* report the result */
fflush(stdout);

sendMsg(7, "*IDN?");
readMsg(7, msg, sizeof(msg));
printf("Slot 7: %s\n", msg);        /* report the result */
fflush(stdout);

closeMainframe();

return 0;
}

/*****
 * message-level I/O functions:
 *   readMsg()      -- user-level function to read msg from a specific port
 *   sendMsg()     -- user-level function to write msg to a specific port
 *
 * For readMsg() and sendMsg(), use port=0 to send to the Mainframe itself.
 * All reads will terminate on '\n' or maxLen, and all sends will have a
 * '\n' postpended.
 */

/*****/
void readMsg(int port, char *msg, int maxLen) {
    char buf[128];

    if (port) {
        sprintf(buf, "CONN %x, '%s'\n", port, ESCAPEKEY);
        sendString(buf);          /* connect to the port */
        recvString(msg, maxLen);
        sendString(ESCAPEKEY);   /* end connection */
    } else {
        recvString(msg, maxLen);
    }
}

/*****/
void sendMsg(int port, char *msg) {
    char buf[256];
    if (strlen(msg) > 128) return; /* error! */

    if (port == 0) {
        strcpy(buf, msg);
        strcat(buf, "\n");
        sendString(buf);
    } else {
        sprintf(buf, "SNDT %x, #3%03d%s\n", port, strlen(msg), msg);
        sendString(buf);
    }
}

```

```

/*****
* low level I/O functions:
*   openMainframe() -- open communications channel, and initialize
*                       mainframe & modules
*   closeMainframe() - close communications channel
*   sendString() ----- transmit a null-terminated string
*   recvString() ----- receive data into a null-terminated string
*/

static ViSession defaultRM;
static ViSession instr;
static ViStatus status;
static ViUInt32 retCount;
static ViUInt32 writeCount;

/*****/
int openMainframe(void) {
    ViUInt16 itype;
    int i;
    char buf[32];

    status=viOpenDefaultRM (&defaultRM);
    if (status < VI_SUCCESS) {
        printf("Could not open a session\n");
        exit (EXIT_FAILURE);
    }

    status = viOpen (defaultRM, VISARESOURCE , VI_NULL, VI_NULL, &instr);
    if (status < VI_SUCCESS) {
        printf ("Cannot open a session to the device.\n");
        status = viClose(instr);
        status = viClose(defaultRM);
        exit (EXIT_FAILURE);
    }

    /* Set timeout value */
    status = viSetAttribute (instr, VI_ATTR_TMO_VALUE, VISATIMEOUT);

    /* Set interface-specific config. (RS-232 or GPIB...) */
    status = viGetAttribute (instr, VI_ATTR_INTF_TYPE, &itype);
    if (itype == VI_INTF_ASRL) { /* interface is RS-232 */
        /* transmit serial BREAK to reset SIM900 host interface */
        status = viSetAttribute (instr, VI_ATTR_ASRL_END_OUT, VI_ASRL_END_BREAK);
        status = viWrite (instr, (ViBuf)buf, 0, &writeCount);
        status = viSetAttribute (instr, VI_ATTR_ASRL_END_OUT, VI_ASRL_END_NONE);

        status = viSetAttribute (instr, VI_ATTR_ASRL_BAUD, DEFAULTBAUD);
        status = viSetAttribute (instr, VI_ATTR_ASRL_DATA_BITS, 8);
        status = viSetAttribute (instr, VI_ATTR_ASRL_PARITY, VI_ASRL_PAR_NONE);
        status = viSetAttribute (instr, VI_ATTR_ASRL_STOP_BITS, VI_ASRL_STOP_ONE);
        status = viSetAttribute (instr, VI_ATTR_TERMCHAR_EN, VI_TRUE);
        status = viSetAttribute (instr, VI_ATTR_TERMCHAR, 0xA);
    }
}

```

```

} else if (itype == VI_INTF_GPIB) { /* interface is GPIB */
    status = viClear(instr); /* clear SIM900 host interface */
    status = viSetAttribute (instr, VI_ATTR_TERMCHAR_EN, VI_FALSE);
    status = viSetAttribute (instr, VI_ATTR_SUPPRESS_END_EN, VI_FALSE);
    status = viSetAttribute (instr, VI_ATTR_SEND_END_EN, VI_TRUE);
}
sendString("*RST\n"); /* SIM900 default */
sendString("VERB 127\n"); /* enable Eavesdrop */
sendString("CEOI ON\n"); /* convert EOI's (for GPIB) */
sendString("EOIX ON\n");

for (i=1; i <= 0xb; ++i) { /* set ports to 9600 baud */
    sprintf(buf, "BAUD %x,9600\n", i);
    sendString(buf);
}
sendString("TERM D,LF\n"); /* set SIM900 to LF term */
sendString("FLSH\n"); /* flush all port buffers */
sendString("SRST\n"); /* reset module interfaces */
return 0;
}

/*****
void closeMainframe(void) {
    status = viClose(instr);
    status = viClose(defaultRM);
}

/*****
void sendString(char *msg) {
    status = viWrite (instr, (ViBuf)msg, strlen(msg), &writeCount);
}

/*****
void recvString(char *msg, int size) {
    status = viRead(instr, msg, size-1, &retCount);
    if (retCount == 0) msg[0] = '\0';
}

```

4 Parts Lists and Schematics

This chapter provides a brief description of the circuitry for the SIM900.

In This Chapter

4.1	Circuit Descriptions	4-2
4.1.1	Power Distribution	4-2
4.1.2	Microcontroller Board	4-3
4.1.3	Backplane Board	4-3
4.1.4	Power Supply Controller Board	4-4
4.1.5	Power Supply Mezzanine Board	4-4
4.1.6	Rear Panel Board	4-4
4.1.7	Front Panel Board	4-5
4.1.8	GPIB Option Board	4-5
4.2	Parts Lists	4-6
4.2.1	Microcontroller and GPIB Boards	4-6
4.2.2	Backplane Board	4-7
4.2.3	Front and Rear Panel Boards	4-7
4.2.4	Power Supply Controller Board	4-8
4.2.5	Power Supply Mezzanine Board	4-8
4.3	Schematic Diagrams	4-8

4.1 Circuit Descriptions

The SIM900 is assembled from 6 (optionally 7) independent printed circuit boards. The boards are interconnected with board-to-board header connectors, as shown in Figure 4.1. Note that in this chapter, page references are to the 21-sheet schematics pages at the end of the manual.




Figure 4.1: The SIM900 circuit board arrangement.

4.1.1 Power Distribution

The internal distribution of power supply voltages within the SIM900 is somewhat involved. AC line power is converted to 24 VDC by the universal input power supply, located at the left side of the mainframe (in front of the power entry module on the rear panel). Note that this voltage (labeled +24US on the schematics) is always on whenever AC line voltage is present.

The unswitched 24 VDC power comes across the top of the module slots, and plugs into the power supply controller board at JP101 (schematic page 14 of 21). It routed from there up to the power

supply mezzanine board, to the microcontroller board, and to the front panel board.

Two additional cable assemblies plug into the power supply controller board, at JP202 & JP203 (page 15); these carry all DC power for distribution to connected SIM modules.

4.1.2 Microcontroller Board

The microcontroller board (pages 1–6, labelled “ μ -ctrl” in Figure 4.1) is the central control circuit for the SIM900. The microcontroller (U103) coordinates all functions of the SIM900 except for power. The microcontroller operates with an external 16-bit address bus, and an independent 8-bit data bus, with multiple address spaces defined by independent chip select lines (–CSGPIB, –CSUARTS, –CSRAM, –CSRROM). Firmware is stored in off-chip rom (U302), and port data is buffered in the off-chip ram (U301). Direct board-to-board header/socket interfaces connect the microcontroller board to the front panel board (via JS103), the backplane board (via JP601), the rear panel board (via JP602), and the power supply controller board (via JP603).

The clock circuit (page 2) is based on a 20 MHz crystal operated in a classic Colpitts oscillator with varactor tuning to create a VCXO. The tuning voltage is selected by U206 between a fixed DC voltage from R222, or the PLL output voltage generated by U207 and filtered at U205B. When operating in PLL mode, U207 is programmed to mix the the oscillator and reference signals at 1 MHz. U202A divides the oscillator output to produce complementary ± 10 MHz signals for distribution throughout the system.

U201 buffers the 10 MHz clocks for distribution to the SIM modules; ± 10 MHZ_DIST go to the the back plane board for slots 1–8, while ± 10 MHZ_RMT goes to the rear panel for port 9. –EN_CLOCKS (generated by U103) enables or disables this clock.

U204, together with U202B, further divide the clock to produce the 200 kHz synch signal for the power supply controller board (CLK_PSSYNC), and the 5 MHz GPIB clock.

U402 is the quad UART controller for ports A–D (the true RS-232 ports).

4.1.3 Backplane Board

The backplane board (pages 8–13) distributes power, data, and clocks to 8 internal SIM ports. JP101 (page 8) is the main interconnect, mating with JP601 (page 6) on the microcontroller board. The data and address bus, along with some control signals, are also passed

through to the (optional) GPIB board via JS103 (located near the top of the backplane board).

Serial communication with ports 1–8 are managed by two quad UARTS (U201, U202, page 9). Power is distributed along the backplane on inner planes, with separate decoupling at each slot directly before the DB–15 connectors.

4.1.4 Power Supply Controller Board

The power supply controller board (pages 14–16, labelled “P/S ctrl” in Figure 4.1), produces the DC operating voltages (± 5 V, ± 15 V) from the incoming +24 V power supply. The incoming +24 V connects to JP101 (page 14, located near the “front panel” edge of the board); note that the negative return is *not* grounded, but drops below ground by the IR drop across R101, a 0.01Ω current sense resistor.

The DC-DC converter uses the transformer and diode bridges on the power supply mezzanine to produce unregulated ± 8 V & ± 18 V DC power, which is then linearly regulated to produce the final voltages. The center-tapped primary side of the transformer is driven at 100 KHz by alternately pulling the two ends of the primary winding to ground through Q101 & Q102. Voltage ordering for start-up and fault protection is provided by D201–D206. The +24 V power to SIM modules is not re-generated by the DC-DC converter, but *is* switched with the other power rails, by the combination of U209 & Q201 (to ensure soft-starting of the power).

The main interconnect to the microcontroller board is via JS301 (which mates with JP603). Prior to the oscillator stabilizing, the switching controller (U104) self-clocks based on the time-constant set by R107 & C109.

The overvoltage/overcurrent detection circuit (page 16) is powered by the *unswitched* +5US power, derived linearly from +24US. The –TRIP signal shuts down U104, and requires a new rising edge on PWRSW_24 (the front-panel toggle switch) to clear the trip.

4.1.5 Power Supply Mezzanine Board

The power supply mezzanine board (page 17, labelled “P/S mez” in Figure 4.1) holds the large components of the power supply, namely the input filter, transformer, diode bridges, and post-rectifier filters.

4.1.6 Rear Panel Board

The rear panel board (pages 18–20) holds the Port 9 SIM connector, and the 4 DB–9 RS-232 connectors. The external timebase reference

input (rear-panel BNC) is wired to this board (at J101), which passes the reference to the microcontroller board for the PLL circuit.

Line drivers and receivers are populated on this board, but the UARTs for the RS-232 ports are located on the microcontroller board (U402, page 4). The remote SIM port uses the internal serial controller interface of the microcontroller for its UART function.

4.1.7 Front Panel Board

The front panel board (page 21) holds the display LEDs for the SIM900. Note that most indicators are driven statically from shift registers U401, U402, U403. The STANDBY and TRIP leds, however, must be directly driven by lines driven by the power supply controller board, since VCC is not powered when these indicators are lit.

The cooling fan is controlled by the FAN_CTRL signal, which is also generated on the power supply controller board, and is proportional to the total power consumption of the SIM900.

4.1.8 GPIB Option Board

The GPIB option board (page 7) contains the GPIB controller chip and transceivers for the IEEE-488 bus. This board (not shown in Figure 4.1) plugs horizontally into the socket (JS103, page 8) located at the top of the backplane board. Use care when installing this board to ensure that the pins are correctly registered and mated (an inspection mirror can be helpful).

4.2 Parts Lists

The parts lists are separated by the internal (SRS) assembly kit, which consist of one or two boards each.

4.2.1 Microcontroller and GPIB Boards

Reference	SRS P/N	Part Value	Reference	SRS P/N	Part Value
C101,C102,C103,C104,C105, C201,C205,C206,C207,C217, C218,C219,C220,C221,C222, C223,C224,C301,C302,C403, C404,C405,C701,C702,C703 C202	5-00299	0.1U	R213,R225	4-01471	470
C204,C203	5-00373	68P	R216,R217,R219,R220	4-01184	4.99K
C208,C209,C211,C212	5-00387	1000P	R222	4-00923	10K-POT
C210,C213	5-00379	220P	R224,R236	4-01355	301K
C214	5-00371	47P	R228	4-01230	15.0K
C215	5-00306	.033U	R229	4-01213	10.0K
C216	5-00363	10P	R233,R234	4-01405	1.00M
C401,C402	5-00369	33P	R237	4-01317	121K
D201	3-00803	MMBV609LT1	R401	4-01405	1.00M
D202,D203	3-00945	BAT54S	R402,R403,R404,R405	4-01503	10K
JP101	no pop.	HEADER_3X2	R406,R407	4-01503	10K
JP102	1-00086	3 PIN SI	RN201	4-01704	100Kx4
JP201	no pop.	HEADER_3	S601	2-00014	SPSTx8
JP601	1-00490	SOCKET_20X2	SO U302	1-00514	PLCC32 SOCKET
JP602	1-00491	SOCKET_14X2	U101	3-00902	74HC00
JP603	1-00512	HEADER 7X2	U102	3-00903	MAX6348UR44T
JP701	1-00493	HEADER 13X2	U103	3-00904	68HC812A4
JS103	1-00513	SOCKET 5X2	U201	3-00905	74HC240
JS701	1-00160	GPIB CONNECTOR	U202	3-00742	74HC74
Q201	3-00808	MMBR5179LT1	U203	3-00741	74HC04
R101,R102,R103,R104,R105, R106,R107,R108,R109,R110, R111,R112,R113	4-01503	10K	U204	3-00906	74HC390
R201,R202,R223	4-01021	100/1%	U205	3-00907	LM324
R203	4-00982	39.2	U206	3-01367	DG419DY
R204,R205,R230,R231,R232	4-01117	1.00K	U207	3-00909	MC145157DW2
R206,R207,R208,R227	4-01309	100K/1%	U208	3-00653	AD8561
R209,R218,R221	4-01355	301K	U301	3-00910	UPD43256BGU-70LL
R210	4-01338	200K/1%	U302	3-00911	AT27C512R-70JC
R211,R212,R214,R215	4-01455	100	U401	3-00662	74HC14
			U402	3-00912	TL16C754BPN
			U403	3-00743	74HC138
			U701	3-00914	NAT9914APL
			U702	3-00915	SN75ALS160DW
			U703	3-00916	SN75ALS161DW
			Y201	6-00325	20.000MHZ
			Y401	6-00507	22.1184MHZ

4.2.2 Backplane Board

Reference	SRS P/N	Part Value
C201,C202,C203,C315,C316, C415,C416,C515,C516,C615, C616	5-00299	0.1U
C301,C302,C308,C309,C401, C402,C408,C409,C501,C502, C508,C509,C601,C602,C608, C609,C617	5-00298	0.01U
C303,C304,C305,C306,C307, C310,C311,C312,C313,C314, C403,C404,C405,C406,C407, C410,C411,C412,C413,C414, C503,C504,C505,C506,C507, C510,C511,C512,C513,C514, C603,C604,C605,C606,C607, C610,C611,C612,C613,C614	5-00102	4.7U/35T
JP101	1-00495	HEADER_20X2
JS102	1-00496	HEADER_6
JS103	1-00497	SOCKET_13X2
JS301,JS302,JS401,JS402, JS501,JS502,JS601,JS602	1-00484	DB15F
L301,L302,L303,L304,L305, L306,L307,L308,L309,L310, L401,L402,L403,L404,L405, L406,L407,L408,L409,L410, L501,L502,L503,L504,L505, L506,L507,L508,L509,L510, L601,L602,L603,L604,L605, L606,L607,L608,L609,L610	6-00174	BEAD

Reference	SRS P/N	Part Value
R301,R303,R305,R307,R309, R310,R312,R313,R315,R317, R319,R321,R322,R324,R401, R403,R405,R407,R409,R410, R412,R413,R415,R417,R419, R421,R422,R424,R501,R503, R505,R507,R509,R510,R512, R513,R515,R517,R519,R521, R522,R524,R601,R603,R605, R607,R609,R610,R612,R613, R615,R617,R619,R621,R622, R624	4-01479	1.0K
R302,R304,R314,R316,R402, R404,R414,R416,R502,R504, R514,R516,R602,R604,R614, R616,R625,R626	4-01455	100
R306,R308,R311,R318,R320, R323,R406,R408,R411,R418, R420,R423,R506,R508,R511, R518,R520,R523,R606,R608, R611,R618,R620,R623	4-01527	100K
U202,U201	3-00912	TL16C754BPN
U203	3-00743	74HC138
U301,U302,U401,U402,U501, U502,U601,U602	3-00662	74HC14

4.2.3 Front and Rear Panel Boards

Reference	SRS P/N	Part Value
C202,C201	5-00298	0.01U
C203,C204,C205,C206,C207, C301,C302,C303,C304,C305, C306,C307,C308	5-00382	390P
C208,C209,C210,C211,C212	5-00102	4.7U/35T
C213,C214,C309,C401,C402, C403	5-00299	0.1U
C404	5-00102	4.7U/35T
D401,D402,D404,D405,D407, D409,D410,D411,D412,D413, D414,D416,D417,D418,D419, D420,D421,D422,D423,D425, D426	3-00424	LED-G
D406,D408,D415,D424	3-00425	LED-R
D427	3-00973	1N4742A
JP101	1-00503	HEADER_14X2
JP301,JP302	1-00486	DB9M
JP401	1-00511	HEADER 5X2
JS102	1-00496	HEADER6
JS201	1-00487	DB15F
JS304,JS303	1-00485	DB9F
J101	1-00003	BNC
L201	6-00512	CM BEAD

Reference	SRS P/N	Part Value
L202,L203,L204,L205,L206	6-00174	BEAD
Q401	3-00644	TIP48/TIP47
R101,R201,R203	4-01021	100/1%
R202,R204,R205,R208,R211, R213,R215	4-01479	1.0K
R209,R206,R217	4-01527	100K
R207,R210,R212,R214,R216	4-01455	100
R301,R303,R305,R307	4-01503	10K
R302,R304,R306,R308	4-01496	5.1K
R401,R402,R403,R404,R405, R406,R407,R408,R409,R410, R411,R412,R413,R414,R415, R416,R417,R418,R419,R422, R423,R425,R426	4-01469	390
R424	4-01435	15
S401	2-00049	SW_SPST
U201	3-00905	74HC240
U202	3-00662	74HC14
U301,U304	3-00923	MC1488D
U303,U302	3-00924	MC1489D
U401,U402,U403	3-00925	74HC164
Z401	0-00158	FAN, 60MM 24V

4.2.4 Power Supply Controller Board


Reference	SRS P/N	Part Value	Reference	SRS P/N	Part Value
C101,C102,C103	5-00318	2.2U/T35	R302	4-01047	187
C104,C107,C301,C304,C306	5-00299	0.1U	R303	4-01123	1.15K
C105,C106,C109	5-00387	1000P	R304,R307,R308,R315	4-01213	10.0K
C108,C201,C202,C203,C204, C205,C206,C219,C302	5-00318	2.2U/T35	R305	4-01146	2.00K
C207,C208,C211,C212	5-00514	100U/35V/FC	R306	4-01122	1.13K
C209,C210,C213,C214	5-00319	10U/T35	R309,R316,R317,R318,R333	4-01519	47K
C215,C216,C217,C218	5-00299	.1U	R328,R310	4-01527	100K
C220	5-00471	10U/T16	R319	4-01224	13.0K
C305,C303	5-00375	100P	R320	4-01114	931
C307	5-00299	.1U	R323	4-01188	5.49K
C309,C308	5-00375	100P	R324	4-01130	1.37K
D201,D202,D203,D204,D205, D206	3-00625	MBR1535CT	R327	4-01541	390K
JP101	1-00250	HEADER_2	R331	4-00954	20
JP102	1-00498	HEADER_4	R334	4-01251	24.9K
JP201	1-00499	HEADER_8	R335	4-01145	1.96K
JP202,JP203	1-00111	HEADER_6	R336	4-01309	100K/1%
JS301	1-00331	SOCKET 7X2	R337	4-01278	47.5K
Q102,Q101	3-00283	IRF530	R338	4-01142	1.82K
Q201	3-00944	IRF4905	R339	4-01294	69.8K
R101	4-00924	0.01	U101	3-00114	LM340-15
R102,R104,R314,R332	4-01117	1.00K	U102	3-00112	LM340-5
R103,R105	4-01309	100K/1%	U103	3-00918	AD820
R106,R311,R312,R313,R329, R330	4-01479	1.0K	U104	3-00919	SG3525AP
R107	4-01201	7.50K	U201	3-00112	LM340-5
R109,R108	4-00971	30.1	U202	3-00346	LM340-12
R201,R202,R209,R210	4-01021	100/1%	U203	3-00330	LM320-12
R203,R204,R211,R212	4-01614	10-POT	U204	3-00384	LM350
R205,R206,R207,R208	4-01152	2.32K	U205,U207	3-00920	LT1033
R213,R214	4-01068	309	U206	3-00921	LM338
R221	4-01507	15K	U209	3-00922	IPSS511
R222,R223	4-01511	22K	U301,U305,U306	3-00727	LM339
R301	4-01184	4.99K	U302	3-00662	74HC14
			U303	3-00742	74HC74
			U304	3-00902	74HC00
			U307	3-00804	74HC4066

4.2.5 Power Supply Mezzanine Board

Reference	SRS P/N	Part Value	Reference	SRS P/N	Part Value
C2,C1	5-00515	1500U/35V/FC	JS1	1-00501	SOCKET_4
C3,C4	5-00516	330U/35V/FC	JS2	1-00502	SOCKET_8
C6,C5	5-00517	1000U/35V/FC	L1,L4,L5	6-00509	47.7UH
C7,C8,C9,C10	5-00143	1200P/1000V	L2,L3	6-00510	80.7UH
D1,D2,D3,D4,D5,D6,D7,D8	3-00479	MUR410	T1	6-00511	MF XFORMER revB
D1,D2,D3,D4,D5,D6,D7,D8	6-00528	BEAD			


4.3 Schematic Diagrams


Schematic diagrams follow this page.



REV	1	DATE	13.000
REV	2	DATE	
REV	3	DATE	
REV	4	DATE	
REV	5	DATE	
REV	6	DATE	
REV	7	DATE	
REV	8	DATE	
REV	9	DATE	
REV	10	DATE	


STANFORD RESEARCH SYSTEMS, INC.
 TITLE: SIMULINK FRAME Microcontroller
 SIZE: 5000000 Bytes
 SHEET: 7000000011 Schematics
 DATE: 13.000







FILE	SMANFRAME-Master Clock Circuit
SHEET	70000037-01 Schematics
DATE	06/09/00
DESIGNER	06/09/00
CHECKED	06/09/00
APPROVED	06/09/00
SCALE	1:1
SHEET	2 OF 2

NOTE: BOTH SRAM AND EPROM MUST BE < 85NS ACCESS TIME.



- POSSIBLE A17 SRAMS:
 TC5957DFL (Toshiba)
 HY62256BJ (Hyundai)
 HM62256BLF (Hitachi)
 KM62256DLG (Samsung)
 LH52256AT (Sharp)
 SRM2566JMT (Epson)
 UPD43256B00-70 (NEC)
 C162256-70BNC (Cypress)





Gate 401E is used on page 1

STANFORD RESEARCH SYSTEMS, INC.	
FILE	SMANFRAME.IJRTS
SIZE	5000087.01
DATE	7/00/83 7:01
USER	MURPHY, ROBERT L. 2008
SCALE	1 2 3 4 5 6 7 8
NO.	D

This page intentionally left blank

STANFORD RESEARCH SYSTEMS, INC.

TITLE SIMULFRAME (User's copy)

SIZE 5000000 Bytes

CLASS C

FILE NUMBER 700000701

DATE NOVEMBER 13, 2008

TIME 11:57:00

USER D


1

2

3


4

5




BACKPLANE SIGNALS

- 2 -TIMERASE_IN<<
- 1 -RTS_BMT<<
- 1 -CTS_BMT<<
- 1 -RTS_BMT<>
- 4 -STATUS_BMCK<<
- 2 -FRAME_BMT<>
- 2 -10MHz_BMT<>




REAR PANEL SIGNALS

- 4 -CTS_EXT<<
- 4 -TX_EXT<<
- 4 -RX_EXT<<
- 4 -CTS_EXT<>
- 4 -TX_EXT<>
- 4 -RX_EXT<>
- 4 -CTS_BAW<>
- 4 -RTS_BAW<>
- 4 -POL_BAW<>
- 4 -TX_COM<>
- 4 -RX_COM<>



REAR PANEL CONFIG SWITCHES


HEADER FROM POWER SUPPLY BOARD




STANFORD RESEARCH SYSTEMS, INC.

File	SM144 FRAME Backplane and Rear Panel Headers
Size	5000 Bytes
Doc	7-000837-01 Schematics
Proj	WORKING PROJECT 13-2008
Sheet	6 of 7







STANFORD RESEARCH SYSTEMS, INC.	
TITLE	SM 100 FRAME - CRIS Option
REV	5/20/82 MJS/BC
SEC	7-000837-01 Schematics
DATE	NOVEMBER 13, 2008
SCALE	1:1
SHEET	7 OF 7




STANFORD RESEARCH SYSTEMS, INC.			
FILE	SM1M INFRANE BACKPLANE schematics	DATE	
SIZE	5000x2500	SCALE	
NO.	7-00084-701	REV	
DATE	MARCH, AUGUST, 2003		




STANFORD RESEARCH SYSTEMS, INC.
 ITEM: SIM IN FRAME BACKPLANE (METS)
 SIZE: 5000000000
 SEC: 7000000000
 DATE: MARCH, APRIL, MAY 2003







STANFORD RESEARCH SYSTEMS, INC.					
TITLE	SIM AN FRAME BACKPLANE Drive/Receiver Stab 7 & 8				
SIZE	5.00x8.75 Inches				
REV	7.00(Rev 7) Schematics				
DATE	NOV 09	AUG 01	2003	SCALE	1:1



STANFORD RESEARCH SYSTEMS, INC.					
TITLE	SIMULFRAME BACKPLANE, Drive/Receiver, Slots 5 & 6				
SIZE	5.000000 INCHES				
DATE	7/00/94 (7/01) Schematics				
DESIGNER	MURPHY, ANDREW W. 2003				
SCALE	1	2	3	4	5
TEMP	C				




STANFORD RESEARCH SYSTEMS, INC.							
TITLE	SIMM IN FRAME BACKPLANE, Dimensions, Slots 3 & 4						
SIZE	5.000000 INCHES						
SCALE	7.000000 INCHES						
DATE	MAY 09, 2003						
DESIGNER	J. C.						
CHECKER	J. C.						
APPROVED	J. C.						















STANFORD RESEARCH SYSTEMS, INC.
 TITLE: SIM AN INFRAME BACKPLANE, Drive/Receive, Slots 1 & 2
 SIZE: 5000x2500
 SIZE: 7.00000001
 DATE: MONDAY, AUGUST 14, 2000


SCALE: 1:1
 SHEET: 13 OF 21




STANFORD RESEARCH SYSTEMS, INC.	
REV	SIM MAINFRAME PS BOARD - INVERTER / FORMER / RECTIFIERS
REV	DocuNet Number
REV	7-0085-01 Schematics
REV	Rev E
REV	Printed: November, April 17, 2008
REV	Sheet 1 of 3




STANFORD RESEARCH SYSTEMS, INC.	
REV	SIM MAINFRAME PS BOARD - REGULATORS
REV	7-00865-01 Schematics
REV	Docuement Number
REV	7-00865-01 Schematics
REV	Form Number: April 17, 2008
REV	Sheet 2 of 3







STANFORD RESEARCH SYSTEMS, INC.	
TRN	SM MAINFRAME PS REZ ZANNE
DES	5/20/82 MJS
REV	7/00/86 JAI Schematics
FILE	MUR410.MUR410.PS.ZOOM
SCALE	1:1




STANFORD RESEARCH SYSTEMS, INC.			
FILE	SIMM FRAME	Rev	Part
SIZE	500022	DATE	7/00/87
BY	C	DESIGNED BY	7/00/87 JH
CHKD		DATE	7/00/87




STANFORD RESEARCH SYSTEMS, INC.			
TITLE	SM MAINFRAME REAR PANEL BMT DRIVERS/RECEIVERS		
REV	5/20/82 (REVISED)		
DATE	7/20/89 (7/81) SIGNATURES		
FILE	US202A.DWG	SCALE	1:1
		SHEET	2 OF 4






REV	1	DATE	05/04/2005	BY	7/00097701
REV	2	DATE	05/04/2005	BY	7/00097701
REV	3	DATE	05/04/2005	BY	7/00097701
REV	4	DATE	05/04/2005	BY	7/00097701

STANFORD RESEARCH SYSTEMS, INC.
 TITLE: SIMULINK FRAME REAR PANEL EXT. DRIVERS/RECEIVERS
 SIZE: 5.00x7.00 INCHES
 SHEET: 20 OF 21
 DATE: 05/04/2005
 BY: 7/00097701





STANFORD RESEARCH SYSTEMS, INC.			
TITLE	SM-AM-IFRAME-FRONT-PANEL	DATE	11/11/88
DESIGNER	7-00087-701	SCALE	1:1
CHECKED		BY	
DATE		BY	